WESTERN DIGITAL

WD1100-12 Improved MFM Generator

DESCRIPTION

The WD1100-12 Improved MFM Generator converts NRZ data into an MFM (Modified Frequency Modulated) data stream. The derived MFM signal containing both clocks and data can then be used to record information on a Winchester Disk Drive utilizing this recording technique. In addition to an MFM output, the device generates first level Write Precompensation signals for use with inner track densities. A unique feature of the WD1100-12 is the ability to delete a clock pulse in the outgoing MFM stream in order to record Address Marks.

The WD1100-12 is fabricated in NMOS silicon gate technology and is available in a 20-pin plastic or ceramic dual-in-line package.

FEATURES

- SINGLE +5V SUPPLY
- 5M BIT/SEC DATA RATE
- WRITE PRECOMPENSATION
- ADDRESS MARK GENERATION




Figure 1.
WD1100-12 Pin Connections

Figure 3.
WD1100-12 Block Diagram Interrupt Control Logic

	IN IBER	SYMBOL	NAME	FUNCTION
	1	NRZ	NON-RETURN-TO ZERO	NRZ data input that is strobed into the MFM generator by WCLK(1).
	2	SKPEN	SKIP ENABLE	This input arms the SKIP logic for recording Address Marks when set to a logic 1.
	3	WCLK	WRITE CLOCK	Complimentary clock inputs. NRZ data is clocked into the MFM Generator on the high-to-low transition of WCLK
	4	WCLK	WRITE CLOCK	(pin 3).
	5	RWC	REDUCED WRITE CURRENT	This signal when high, enables EARLY, LATE and NOM outputs.
	9	2XDR	2 TIMES DATA RATE	This input is used to latch EARLY, LATE, NOM and MFM outputs.
1 1	10	V _{SS}	V _{SS}	Ground.
	11	NOM	NOMINAL	Output signal from the Write Precompensation Logic used to signify that data is to be written nominal.
1	12	LATE	LATE	Output signal from the Write Precompenstion Logic used to signify that data is to be shifted LATE before writing.
-	13	EARLY	EARLY	Output signal from the Write Precompensation Logic used to signify that data is to be shifted EARLY before writing
1	16	MFM	MFM DATA	This output contains the MFM encoded data derived from the NRZ (pin 1) line.
	6	<u>cs</u>	CHIP SELECT	Low input signal used to enable the Address decode logic.
	8	INTCLK	INTERRUPT REQUEST CLOCK	A low on this line will latch the INTRQ (pin 15) at a logic 0.
	7	DRQCLK	DATA REQUEST CLOCK	A low on this line will latch the DRQ (pin 14) at a logic 0.
1	15	INTRQ	INTERRUPT REQUEST	This output is latched at a logic 0 when INTCLK (pin 8) goes/ is low.
1	14	DRQ	DATA REQUEST	This output is latched at a logic 0 when DRQCLK (pin 7) goes/ is low.
1	17	MR	MASTER RESET	A low level on this line causes DRQ and INTRQ to set at a logic 1.
18	3,19	A ₀ ,A ₁	ADDRESS 0,1	When CS is low and the address lines go high, INTRQ is cleared; if the address lines go low then DRQ gets cleared. (i.e. set at a logic 1).
2	20	V _{CC}	V _{CC}	+5V ² 10% power supply input.

DEVICE DESCRIPTION

The WD1100-12 is divided into two sections: MFM Generator and Interrupt Logic. The MFM Generator converts NRZ data into MFM data and provides Write Precompensation signals. The Interrupt Logic is used specifically on the WD1000 Winchester Controller Board and may be used in similar designs to generate Interrupt signals. The two sections of the device are isolated and have no common input or output signals.

Prior to entering data, the SKPEN line must be set to a logic 0 to enable only clocks in the data stream. Data is entered on the NRZ line and strobed on the high-to-low transition of WCLK. The encoded NRZ data appears on the MFM (pin 16) output lagging by one clock cycle.

Write Precompensation signals EARLY, LATE, and NOM are generated as each data or clock pulse becomes available at the input when RWC is logic 1.

LAST DA	TA SENT	SENDING	TO BE SENT NEXT	EARLY	LATE	NOM
Х	1	1	0	Н	L	L
X	0	1	1	L	н	L
0	0	0	1	Н	L	L
1	0	0	0	L	Н	L
ANY OTHE	R PATTERN			L	L	Н

DEVICE DESCRIPTION (CONTINUED)

The SKPEN signal is used to record a unique data / clock pattern as an Address Mark, using ${\rm AI}_{16}$ data with ${\rm OA}_{16}$ clock. This pattern is used for synchronization prior to data or ID fields that are read from the disk.

When the SKPEN signal is set to a logic 1, the internal skip logic is enabled. As long as zeroes are being shifted into the NRZ line, the device generates normal MFM data. On receipt of the first non-zero bit (typically the MSB of the A116 the skip logic begins to count WCLK cycles. When the MFM generator tries to produce a clock between data bits 2 and 3, the skip logic disables the MFM generator during that time. The result for A116 data is a clock pattern of 0A16 instead of OE16. Although other data paterns may be used, the MSB of the pattern must be a 1 (80₁₆ or higher) in order to enable the skip logic at the proper time. After the skip logic has performed, it then disables itself and MFM data is recorded normally starting with the succeeding byte. To re-enable the skip logic again, the SKPEN line must be strobed.

The Interrupt Logic is used to clear Data Requests $\overline{(DRQ)}$ and Interrupt Requests (INTRQ) by selecting \overline{CS} (pin 6) in combination with A_0 and A_1 . The \overline{MR} (Master Reset) signal is used to clear both \overline{DRQ} and \overline{INRQ} simultaneously.

MR	A ₁	A ₀	CS	DRQ	INTRQ
0	Х	Х	Х	Н	Н
1	Х	Х	1	Q _N	Q _N
1	0	0	0	Н	Q _N
1	1	1	0	Q _N	Н
1	1	0	0	Q _N	Q _N
1	0	1	0	Q _N	Q

X = Don't care

Q_N = remains at previous state

 \overline{DRQ} and \overline{INTRQ} can be set to a logic 0 only by a low level or \overline{DRQCLK} and \overline{INTCLK} respectively. The signal will remain at a logic 0 until cleared by a \overline{MR} or proper address selection via \overline{CS} , A_1 , and A_0 .

SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

Ambient Temperature under Bias......0°C (32°F) to 50°C (122°F)

Voltage on any pin

STORAGE TEMPERATURE:

PLASTIC.....-55°C (-67°F) to +125°C (257°F) CERAMIC....-55°C (-67°F) to +150°C (302°F) NOTE:

Maximum ratings indicate operation when permanent device damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical Characteristics.

DC Electrical Characteristics $T_A = 0^{\circ}C$ (32°F) to 50°C (122°F); $V_{CC} = +5V \pm 10\%$; $V_{SS} = OV$

SYMBOL	PARAMTER	MIN	TYP ¹	MAX	UNIT	CONDITION
VIL	Input Low Voltage	-0.2		0.8	V	
V _{IH}	Input High Voltage	2.0			v	
VoL	Output Low Voltage			0.4	V	I _{OL} = 3.2mA
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -200 \mu A$
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	
Icc	Supply Current			125	mA	All outputs open
I _{IH}	Current Input High			<10	μA	$V_{IN} = .4$ to V_{CC}
I _{IL}	Current Input Low			<10	μΑ	$V_{IN} = .4 \text{ to } V_{CC}$

AC Electrical Characteristics $T_A = 0^{\circ}C$ (32°F) to 50°C (122°F); $V_{CC} = +5V \pm 10\%$; $V_{SS} = OV$

SYMBOL	PARAMTER	MIN	TYP ¹	MAX	UNIT	CONDITION
t _{FR}	WCLK FREQUENCY			5.25	MHZ	
t _{DS}	Data Setup w.r.t.↓WCLK	10			nsec	"Per Figure 4"
t _{DH}	Data hold w.r.t.↓WCLK	25			nsec	"Per Figure 4"
t _{TM}	↑2XDR to ↑ MFM			115	nsec	"Per Figure 4"
t _{MR}	Master reset pulse width	50			nsec	"Per Figure 5"
t _{MD}	↓MR to ↑DRQ			150	nsec	"Per Figure 5"

SYMBOL	PARAMTER	MIN	TYP ¹	MAX	UNIT	CONDITION
t _{Mi}	↓MR to ↑INTRQ			150	nsec	"Per Figure 5"
tDQ	DRQCLK pulse width	50]	nsec	"Per Figure 7"
tio	INTCLK pulse width	50			nsec	"Per Figure 8"
t _{DD}	JDRQCLK to DRQ			120	nsec	"Per Figure 7"
t _{II}	JINTCLK to INTRQ			120	nsec	"Per Figure 8"
t _{AD}	↓AX to ↑DRQ			145	nsec	"Per Figure 6"
t _{Al}	↑ AX to †INTRQ			160	nsec	
tCD	↓CS to ↑DRQ			145	nsec	"Per Figure 6"
tol	↓CS to ↑INTRQ			180	nsec	"Per Figure 6"
t _{RN}	†RWC to ↓NOM			145	nsec	"Per Figure 4"
t _{TE}	12XDR to 1EARLY			115	nsec	"Per Figure 4"
t _{TN}	12XDR to ↑ NOM			115	nsec	"Per Figure 4"
tTL	↑2XDR to ↑ LATE			115	nsec	"Per Figure 4"

NOTES: 1. Typical Values are for $\rm T_A = 25^o C$ (77°F) and $\rm V_{CC} = +5.0 V.$




Figure 4. WD1100-12 MFM GENERATOR TIMING

