SPANSION™ MCP

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSIONTM product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION™ memory solutions.





3 Stacked MCP (Multi-Chip Package) FLASH & FLASH & FCRAM **CMOS**

128M (×16) Burst FLASH MEMORY & 128M (×16) Burst FLASH MEMORY &

128M (×16) Page/Burst Mobile FCRAM™

MB84SF6H6H6L2-70

■ FEATURES

Power supply voltage

Flash _1 & 2: Vccf = 1.65 V to 1.95 V FCARM: Vccr = 2.5 V to 3.1 V, Vccqr = 1.65 V to 1.95 V

• High performance

11 ns maximum Burst read access time, 56 ns maximum random access time (Flash_1 & Flash_2)

11 ns maximum Burst read access time, 70 ns maximum random access time (FCRAMTM)


(Continued)

■ PRODUCT LINEUP

		Flash_1 & Flash_2	FCRAM
Supply Voltage (V	()	Vccf_1 & 2* = 1.8 V ^{+0.15V} _{-0.15V}	$Vccr^* = 3.0 V_{-0.50V}^{+0.10V}$
I/O Supply Voltage (V)		Vccqr = 1.65 V to 1.95 V	Vccqr = 1.65 V to 1.95 V
O als no a /	Max Latency Time (ns)	71	_
Synchronous/ Burst	Max Burst Access Time (ns)	11	11
Darot	Max OE Access Time (ns)	11	_
	Max Address Access Time (ns)	56	70
Acynchronous	Max CE Access Time (ns)	56	70
Asynchronous	Max OE Access Time (ns)	11	40
	Max Page Access Time (ns)	_	20

^{*:} All of Vccf_1, Vccf_2 and Vccr must be the same level when either part is being accessed.

■ PACKAGE





• Operating Temperature

-30 °C to +85 °C

• Package 115-ball BGA

— FLASH MEMORY_1 & FLASH MEMORY_2

- 0.13 µm process technology
- Single 1.8 volt read, program and erase (1.65 V to 1.95 V)
- Simultaneous Read/Write operation (Dual Bank)
- FlexBank™*¹

Bank A: 16Mbit (4 Kwords × 8 and 32 Kwords × 31)

Bank B: 48Mbit (32 Kwords × 96)

Bank C: 48Mbit (32 Kwords × 96)

Bank D: 16Mbit (4 Kwords × 8 and 32 Kwords × 31)

• High Performance Burst frequency reach at 66MHz

Burst access times of 11 ns @ 30 pF at industrial temperature range

Asynchronous random access times of 56 ns (at 30 pF)

• Programmable Burst Interface

Linear Burst: 8, 16, and 32 words with wrap-around

• Minimum 100,000 program/erase cycles

• Sector Erase Architecture

Eight 4 Kwords, two hundred fifty-four 32 Kwords sectors, eight 4 Kwords sectors.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

• WP Input Pin (WP_1, WP_2)

At V_{LL} , allows protection of "outermost" 4×4 K words on low, high end or both ends of boot sectors, regardless of sector protection/unprotection status.

• Accelerate Pin (ACC)

At Vacc, increases program performance.; all sectors locked when ACC = VIL

• Embedded Erase™ *2 Algorithms

Automatically preprograms and erases the chip or any sector

• Embedded Program™*2 Algorithms

Automatically writes and verifies data at specified address

• Data Polling and Toggle Bit feature for detection of program or erase cycle completion

Ready Output (RY/BY)

In Synchronous Mode, indicates the status of the Burst read.

In Asynchronous Mode, indicates the status of the internal program and erase function.

Automatic sleep mode

When address remain stable, the device automatically switches itself to low power mode

Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

Hardware reset pin (RESET)

Hardware method to reset the device for reading array data

• Please refer to "MBM29BS12DH" Datasheet in deteiled function

(Continued)

— FCRAM™*3

• Power dissipation

Operating : 35 mA Max

Standby : 300 μA Max (no CLK)


• Various Partial Power Down mode

Sleep : 10 μA Max 16M Partial : 120 μA Max 32M Partial : 150 μA Max • Power down control by CE2r

- 8 words Page Read Access Capability
- Burst Read/Write Access Capability
- Byte write control: $\overline{LB}(DQ_7 \text{ to } DQ_0)$, $\overline{UB}(DQ_{15} \text{ to } DQ_8)$
- *1: FlexBank™ is a trademark of Fujitsu Limited, Japan.
- *2: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.
- *3: FCRAM™ is a trademark of Fujitsu Limited, Japan.

■ PIN ASSIGNMENT






(BGA-115P-M03)

■ PIN DESCRIPTION

Pin name	Input/ Output	Description
A ₂₂ to A ₀	I	Address Inputs (Common)
DQ ₁₅ to DQ ₀	I/O	Data Inputs/Outputs (Common)
CEf_1	I	Chip Enable (Flash_1)
CEf_2	I	Chip Enable (Flash_2)
CE1r	I	Chip Enable (FCRAM)
CE2r	I	Chip Enable (FCRAM)
ŌĒ	I	Output Enable (Common)
WE	I	Write Enable (Common)
RY/BY	0	Ready Output. (In asynchronous mode, RY/\overline{BY} Output) / (Low Active) (Flash_1 & Flash_2) & Wait Signal Output (FCRAM)
ŪB	I	Upper Byte Control (FCRAM)
<u>ГВ</u>	I	Lower Byte Control (FCRAM)
ADV	1	Address Data Valid (Common)
CLK	I	CLK Input (Common)
RESET	I	Hardware Reset Pin/Sector Protection Unlock (Flash_1& Flash_2)
WP_1	I	Write Protect (Flash_1)
WP_2	1	Write Protect (Flash_2)
ACC	I	Program Acceleration (Flash_1&2)
N.C.	_	No Internal Connection
Vss	Power	Device Ground (Common)
Vccf_1	Power	Device Power Supply (Flash_1)
Vccf_2	Power	Device Power Supply (Flash_2)
Vccr	Power	Device Power Supply (FCRAM)
Vccqr	Power	I/O Power Supply (FCRAM)

■ BLOCK DIAGRAM



■ DEVICE BUS OPERATIONS

Asynchr	onou	s Ope	eratio	n						,			1				
Operation	CEf_1	CEf_2	<u>CE</u> 1r	CE2r	<u>OE</u>	WE	<u>[B</u>	<u>NB</u>	A ₂₂ to A ₀	DQ ₇ to DQ ₀	DQ ₁₅ to DQ ₈	ADV	RESET	<u>WP</u> _1	<u>WP</u> _2	ACC	RY/BY(WAIT)
Full Standby	Н	Н	Н	Н	Х	Х	Х	Χ	Х	High-Z	High-Z	Х	Н	Χ	Χ	Χ	High -Z
Output Disable*1	H H L	H L H	H H	H H H	H H H	H H H	X X X	X X X	X*3 X	High-Z	High-Z	X X X	Н	Х	Х	Х	High -Z
Flash_1 or 2 Asynchronous Read - Addresses	L H	H L	Н	Н	L	Н	х	Х	Addr In	D оит	D оит	L	Н	х	Х	X	High -Z
Latched*2 Flash_1or 2	L	Н															
Write - WE address latched*4	Н	L	Н	Н	Н	L	Х	X	Addr In	Din	Din	L	Н	X*5	X*5	H*5	High -Z
Flash_1or 2 Write - ADV address latched*4	H	H L	Н	Н	Н		Х	Х	Addr In	Din	Dın	L	Н	X*5	X*5	H*5	High -Z
FCRAM NO Read	Н	Н	L	Н	L	Н	Н	Н	Valid	High-Z	High-Z	*6	Х	Х	Х	Х	High -Z
FCRAM Read (Upper Byte)	Н	Н	L	Н	L	Н	Н	L	Valid	High-Z	Output Valid	*6	Х	Х	Х	Χ	High -Z
FCRAM Read (Lower Byte)	Н	Н	L	Н	L	Н	L	Н	Valid	Output Valid	High-Z	*6	Х	Х	Х	Χ	High -Z
FCRAM Read (Word)	Н	Н	L	Н	L	Н	L	L	Valid	Output Valid	Output Valid	*6	Х	Х	Х	Χ	High -Z
FCRAM Page Read	Н	Н	L	Н	L	Н	L/H	L/H	Valid	*7	*7	*6	Х	Х	Х	Χ	High -Z
FCRAM No Write	Н	Н	L	H*9	H*9	L	Н	Н	Valid	Invalid	Invalid	*6	Х	Х	Х	Χ	High -Z
FCRAM Write (Upper Byte)	Н	Н	L	H*9	H*9	L	Н	L	Valid	Invalid	Input Valid	*6	Х	Х	Х	Х	High -Z
FCRAM Write (Lower Byte)	Н	Н	L	H*9	H*9	L	L	Н	Valid	Input Valid	Invalid	*6	Х	Х	Х	Χ	High -Z
FCRAM Write (Word)	Н	Н	L	H*9	H*9	L	L	L	Valid	Input Valid	Input Valid	*6	Х	Х	Х	Χ	High -Z
Flash_1 Boot Sector Write Protection*5	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	х	Х	Н	L*5	Х	X	High -Z
Flash_2 Boot Sector Write Protection*5	Х	Х	Х	Х	Х	X	Х	Х	X	X	X	X	Н	Х	L *5	X	High -Z
Flash_1 &2 All Sector Write Protection*5	Х	Х	Н	Н	Х	Х	Х	Х	X	Х	Х	X	Н	Х	Х	L *5	High -Z
Flash_1 & Flash_2 RESET	Х	Х	Н	Н	Х	Х	Х	х	Х	High-Z	High-Z	Χ	L	Х	Х	X	High -Z
FCRAM Power Down*8	X	Х	Х	L	Х	Х	Х	Χ	Χ	High-Z	High-Z	Χ	Х	X	Χ	Χ	High -Z

(Continued)

Legend : L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, High-Z = High Impedance. See "• DC Characteristics" in "■ ELECTRICAL CHARACTERISTICS" for voltage levels.

- *1 : FCRAM Output Disable Mode($\overline{CE}1r = "L"$)Should not be kept this logic condition longer than 4 ms. Please contact local FUJITSU representative for the relaxation of 4 ms limitation.
- *2: \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
- *3: Can be either V_{IL} or V_{IH} but must be valid before Read or Write.
- *4: Write Operation: at asynchronous mode, addresses are latched on the last falling edge of WE pulse while ADV is held low or rising edge of ADV pulse whichever comes first.

 Data is latched on the 1st rising edge of WE.
- *5: At WP=Vil, SA0 to SA3 and SA266 to SA269 are protected. At ACC=Vil, all sectors are protected.
- *6: "L" for address pass through and "H" for address latch on the rising edge of ADV.
- *7: Output is either Valid or High-Z depending on the level of UB and LB input.
- *8: Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

 Data retention depends on the selection of Partial Size.

 Refer to "2. Functional Description Power Down" in "■ 128M FCRAM CHARACTERISTICS for MCP" for the details.
- *9: OE can be V∟ during Write operation if the following conditions are satisfied;
 - (1) Write pulse is initiated by $\overline{\text{CE}}1r$ (refer to $\overline{\text{CE}}1r$ Controlled Write timing), or cycle time of the previous operation cycle is satisfied.
 - (2) OE stays V_L during Write cycle.

• Synchronous Operation

	, .	о Орс	ration	•	T	ı				1				1	1			
Operation	<u>CE</u> f_1	CEf_2	<u>CE</u> 1r	CE2r	<u>0E</u>	WE	<u>FB</u>	<u>NB</u>	A ₂₂ to A ₀	DQ ₇ to DQ ₀	DQ ₁₅ to DQ ₈	ι.*Δ CLΚ*₁	ADV	RESET	<u>WP</u> _1	<u>WP</u> _2	ACC	RY/BY(WAIT)
Flash_1 or 2 Load Starting Burst Address (CLK latch)*3	H	H L	Н	Н	Х	Н	Х	х	Addr In	Х	Х	- *9		Н	х	Х	Х	High -Z
Flash_1 or 2 Advance Burst to next address with appropriate Data presented on	L H	H L	Н	Н	L	Н	X	X	X	D оит	D оит	_ *9	Н	Н	х	X	X	High -Z
the Data Bus*3 Flash_1 or 2 Terminate current Burst read cycle	Н	Н	Н	Н	X	Н	Х	Х	Х	X	HIGH- Z	_ *9	Х	Н	X	Х	Х	High -Z
Flash_1 or 2 Terminate current Burst read cycle and start new Burst read cycle	I	H L	Н	Н	X	Н	Х	Х	Addr In	D оит	D оит	^L √9	T	Н	x	Х	Х	High -Z
Flash_1 or 2	L	Н																High
Burst Suspend	Η	L	Н	Н	Н	Н	Х	Χ	Х	High-Z	High-Z	Х	Н	Н	Х	Х	Х	-Z
Flash_1 or 2	L	Н																High
Synchronous Write - WE address latched*12	Н	L	Н	Н	Н	L	Х	Х	Addr In	Din	Din	H/L	L	Н	X*4	X*4	H*4	-Z
Flash_1 or 2 Synchronous	L	Н																
Write - CLK address latched*12	I	L	Н	Н	Н		Х	Х	Addr In	DIN	DIN	*9	L	Н	X*4	X*4	H*4	High -Z
Flash_1 or 2 Synchronous	L	Н																
Write -ADV address latched *12	L	L	Н	Н	Н		Х	Х	Addr In	Din	Din	H/L	7	Н	X*4	X*4	H*4	High -Z
Flash_1& 2 Terminate current Burst read via RESET	Х	Х	Н	Н	х	Н	х	х	Х	HIGH- Z	HIGH- Z	Х	х	L	Х	х	х	High -Z
FCRAM Start Address*2 Latch	I	Н	L	Н	X*5	X*5	X*6	X*6	Valid	High- Z*8	High- Z*8	*9	Ţ	х	х	х	Х	High -Z*14
FCRAM Advance Burst Read to Next Address*2	Н	Н	L	Н	L	Н	X*6	X*6	Х	Output Valid *10	Output Valid *10	*9	Н	х	х	Х	Х	Out- put Valid
FCRAM Burst Read Suspend*2	Н	Н	L	Н	Н	Н	X*6	X*6	х	High-Z	High-Z	*9	Н	Х	Х	х	х	High -Z*15

(Continued)

Operation	<u>CE</u> f_1	<u>CE</u> f_2	<u>CE1</u> r	CE2r	<u>0E</u>	WE	<u>RP</u>	<u>UB</u>	A22 to A0	DQ ₇ to DQ ₀	DQ ₁₅ to DQ ₈	CLK*₁	ADV	RESET	<u>WP</u> _1	<u>WP_2</u>	ACC	RY/BY(WAIT)
FCRAM Advance Burst Write to Next Address*2	Н	Н	L	Н	Н	L*13	X*6	X*6	Х	Input Valid *11	Input Valid *11	*9	Н	х	Х	Х	Х	High -Z*16
FCRAM Burst Write Suspend*2	Н	Н	L	Н	Н	H*13	X*6	X*6	Х	Input Invalid	Input Invali d	- 49	Н	Х	Х	Х	Х	High -Z*15
FCRAM Terminate Burst Read	Н	Н		Н	L	Н	X*6	X*6	Х	High- Z	High- Z	Х	Н	Х	Х	X	Х	High -Z
FCRAM Terminate Burst Write	Н	Н	_	Н	Н	L	X*6	X*6	Х	High-	High- Z	Х	Н	Х	Х	Х	Х	High -Z

Legend : L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, <u> |</u> = positive edge, <u> |</u> = positive edge of Low pulse, High-Z = High Impedance. See "• DC Characteristics" in "■ ELECTRICAL CHARACTERISTICS" for voltage levels.

- *1 : Default state is "X" after power-up.
- *2 : FCRAM Output Disable Mode($\overline{CE}1r = "L"$)Should not be kept this logic condition longer than 4 ms. Please contact local FUJITSU representative for the relaxation of 4 ms limitation.
- *3 : \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
- *4 : At WP=V_{IL}, SA0 to SA3 and SA266 to SA269 are protected. At ACC=V_{IL}, all sectors are protected.
- *5 : Can be either $V_{\mathbb{L}}$ or $V_{\mathbb{H}}$ except for the case the both of \overline{OE} and \overline{WE} are $V_{\mathbb{L}}$. It is prohibited to bring the both of \overline{OE} and \overline{WE} to $V_{\mathbb{L}}$.
- *6 : Can be either V_{IL} or V_{IH} but must be valid before Read or Write is determined.

 And once UB and LB inputs are determined, it must not be changed until the end of burst.
- *7 : Once valid address is determined, input address must not be changed during ADV=L. In case A₂₂, "H" must not be changed until end of burst.
- *8 : If \overline{OE} =L, output is either Invalid or High-Z depending on the level of \overline{UB} and \overline{LB} input. If \overline{WE} =L, Input is Invalid. If \overline{OE} =WE=H, output is High-Z.
- *9 : Valid clock edge shall be set on either positive or negative edge through CR (Configration Register) Set.
- *10: Output is either Valid or High-Z depending on the level of UB and LB input.
- *11: Input is either Valid or Invalid depending on the level of UB and LB input.
- *12: Write Operation: at synchronous mode, addresses are latched on the falling edge of WE while ADV is held low, active edge of CLK while ADV is held low or rising edge of ADV whichever happens first.

 Data is latched on the 1st rising edge of WE.
- *13: When device is operationg in "WE Single Clock Pulse Control" mode, WE is don't care once write operation is determined by WE Low Pulse at the begginig of write access together with address latcing. Write suspend feature is not supported in "WE Single Clock Pulse Control" mode.
- *14: Output is either High-Z or Invalid depending on the level of OE and WE input.
- *15 : Keep the level from previous cycle except for suspending on last data. Refere to "2. Functional Description

 WAIT Output Function" in "■ 128M FCRAM CHARACTERISTICS for MCP" for the details.
- *16: WAIT output is driven in High level during write operation.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
raianielei	Symbol	Min	Max	Offic
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-30	+85	°C
			Vccf_1 +0.3	V
Voltage with Respect to Ground All pins except RESET, ACC *1 *2	VIN, VOUT	-0.3	Vccf_2 +0.3	V
oxesper (Lee Li, / Nee			Vccar +0.3	V
Vccr Supply *1	Vccr	-0.3	+3.6	V
Vccf_1/ Vccf_2 / Vccar Supply *1	Vccf_1, Vccf_2, Vccqr	-0.3	+2.5	V
ACC *1,*3	Vacc	-0.5	+10.5	V

^{*1 :} Voltage is defined on the basis of Vss = GND = 0 V.

- *2: Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to -1.0 V for periods of up to 10 ns. Maximum DC voltage on input or I/O pins is Vccf_1 + 0.3 V or Vccf_2 +0.3 V or Vccf_2 +0.3 V or Vccf_2 + 1.0 V or Vccf_2 + 1.0 V or Vccf_2 + 1.0 V or Vccf_3 + 1.0 V or Vccf_4 + 1.0 V for periods of up to 5 ns.
- *3: Minimum DC input voltage on ACC pin is –0.5 V. During voltage transitions, ACC pin may undershoot Vss to –2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (ViN Vcc) does not exceed +9.0 V. Maximum DC input voltage on ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	,	Unit
Farameter	Symbol	Min	Max	Offic
Ambient Temperature	TA	-30	+85	°C
Vccr Supply Voltages	Vccr	+2.5	+3.1	V
Vccf/Vccar Supply Voltages	Vccf_1, Vccf_2, Vccqr	+1.65	+1.95	V

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating conditionranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics

• DC Characteristics	Sym-	Conditions		Value	9	Unit	
Parameter	bol	Conditions		Min	Тур	Max	Unit
Input Leakage Current	lu	VIN = Vss to Vccf, Vccqr		-1.0		+1.0	μΑ
Output Leakage Current	ILO	Vout = Vss to Vccf, Vccqr		-1.0		+1.0	μΑ
Flash Vccf Current (Standby) (Flash_1 & Flash_2)	I _{SB1} f	$\overline{\text{CEf}} = \overline{\text{RESET}} = \text{Vccf} \pm 0.2 \text{ V}^{*9}$	_	1*7	50* ⁷	μA	
Flash_1 & 2 Vccf Current (Standby, Reset) (Flash_1 & Flash_2)	I _{SB2} f	RESET = Vss ± 0.2 V, CLK = VIL	_	1* ⁷	50* ⁷	μA	
Flash_1 & 2 Vccf Current (Automatic Sleep Mode)*3 (Flash_1 & Flash_2)	Is _{B3} f	$\frac{\text{Vccf} = \text{Vccf Max}, \overline{\text{CEf}} = \text{Vss} \pm 0.}{\text{RESET}} = \text{Vccf} \pm 0.2 \text{ V},$ $\text{Vin} = \text{Vccf} \pm 0.2 \text{ V or Vss} \pm 0.2 \text{ V}$		_	1 * ⁷	50* ⁷	μA
Flash Vccf Active Burst Read Current (Flash_1 or Flash_2)	lcc ₁ f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}, \overline{WE} = V_{IH}, 6$	66 MHz *9	_	15	30	mA
Flash Vccf Active Asynchronous Read	Icc2f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}, \overline{WE} = V_{IH}^{*9}$	10 MHz		20	30	- mA
Current*1 (Flash_1 or Flash_2)	10021	OLI – VIL, OL – VIH, VVL – VIH		10	15	III/A	
Flash Vccf Active Current *2 (Flash_1 or Flash_2)	lcc3f	$\overline{\text{CE}}\text{f} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}, \ \text{V}_{\text{PP}} = \text{V}_{\text{IH}} \ ^{*9}$	_	15	40	mA	
Flash Vccf Active Current (Read-While-Program) *4 (Flash_1 or Flash_2)	Icc4f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH} *9$	_	25	60	mA	
Flash Vccf Active Current (Read-While-Erase) *4 (Flash_1 or Flash_2)	lcc₅f	Œf = Vı∟, ŌE = Vıн *9		_	25	60	mA
	IDDPS	Vccr = Vccr Max,	Sleep			10	μΑ
FCRAM Vccr Power Down	IDDP8	Vccar = Vccar Max,	16M Partial	_		120	μΑ
Current*5	IDDP16	$V_{IN} = V_{IH} \text{ or } V_{IL},$ CE2r \leq 0.2 V	32M Partial	_	_	150	μΑ
	Isasr	$ \begin{array}{l} \text{Vccr} = \text{Vccr Max}, \\ \text{Vccr} = \text{Vccr Max}, \\ \underline{\text{Vin}} \text{ (including CLK)} = \text{Vih or Vil.}, \\ \overline{\text{CE}} \text{1r} = \text{CE2r} = \text{Vih} \\ \end{array} $		_	_	1.5	mA
FCRAM Vccr Standby Current*5, *8	Isb1r	Vccr = Vccr Max, Vccqr = Vccqr Max, VIN (including CLK) \leq 0.2 V or VIN (including CLK) \geq Vccqr $-$ 0.2 V, \overline{CE} 1r = CE2r \geq Vccqr $-$ 0.2 V			_	300	μA
	I _{SB2} r		/,	_	_	350	μA

Darameter	Cumbal	Conditions			Value		Unit
Parameter	Symbol	Conditions		Min	Тур	Max	Unit
FCRAM Vccr Active	lcc1r	Vccr = Vccr Max, Vccar = Vccar Max,	_	_	35	mA	
Current *5, *8	lcc2r	VIN = VIH OR VIL, CE1r = VIL and CE2r = VIH, IOUT = 0 mA	tec / twc = 1 µs	_	_	5	mA
FCRAM Vccr Page Read Current *5, *8	lcc3 r		_	ı	15	mA	
FCRAM Vccr Burst Access Current *5, *8	lcc₄r	$\begin{array}{c} V_{CC}r = V_{CC}r \; Max, \\ \underline{V_{CC}} r = V_{CC}r \; Max, \; V_{IN} = V_{II} \\ \overline{CE} 1r = V_{IL} \; and \; CE2r = V_{IH}, \\ t_{CK} = t_{CK} \; Min, \; BL = Continuo$	_	_	30	mA	
Input Low Level	VIL	_		-0.3	_	Vcc x 0.2 *6	٧
Input High Level	Vıн	_		Vcc - 0.4 *6	_	Vcc + 0.2 *6	٧
Output Low Voltage Level	Volf	IoL = 0.1 mA	Flash_1 or Flash_2	_	_	0.1	V
	Volr	IoL = 1.0 mA	FCRAM	_		0.4	V
Output High Voltage Level	Vонf	$I_{OH} = -0.1 \text{ mA}$ Flash_1 or Flash_2		Vccf – 0.1	_	_	٧
Output Flight Voltage Level	Vон r	Vccar = Vccar Min, Іон = - 0.5 mA	1.4	_	_	V	
Voltage for ACC Program Acceleration*10	Vacc	_	8.5		9.5	V	

^{*1 :} The loc current listed includes both the DC operating current and the frequency dependent component.

^{*2 :} Icc active while Embedded Algorithm (program or erase) is in progress.

^{*3 :} Automatic sleep mode enables the low power mode when address remains stable for tacc + 60 ns.

^{*4 :} Embedded Alogorithm (program or erase) is in progress. (@5 MHz)

^{*5 :} FCRAM DC Current is measured after following POWER-UP timing.

^{*6 :} Vcc means Vccf_1 or Vccf_2 or Vccqr.

^{*7 :} Actual Standby Current is twice of what is indicated in the table, due to two Flash chips embedment withn one device.

^{*8 :} lout depends on the output load comditions.

^{*9 :} $\overline{CE}f$ means $\overline{CE}f_1$ or $\overline{CE}f_2$.


^{*10 :} Applicable for only Vccf_1 or Vccf_2.

AC Characteristics

• CE Timing

Parameter	Syn	nbol	Condition	Va	Unit	
Farameter	JEDEC	Standard	Condition	Min	Max	Offic
CE Recover Time	_	t ccr	_	0	_	ns
CEf Hold Time	_	t CHOLD	_	3	_	ns
CE1r High to WE Invalid time for Standby Entry	_	t chwx	_	10		ns

• Timing Diagram for alternating RAM to Flash



• NOR Flash_1&2 Characteristics

Please refer to "■ 128M BURST FLASH MEMORY CARACTERISTICS for MCP".

• FCRAM Characteristics

Please refer to "■ 128M FCRAM CHARACTERISTICS for MCP".

■ 128M BURST FLASH MEMORY CHARACTERISTICS for MCP

- 1. Flexible Sector-erase Architecture on Flash Memory
 - Sixteen 4K words, and one hundred twenty-six 32K words.
 - Individual-sector, multiple-sector, or bulk-erase capability.

<u>1</u>	SA0 : 8KB	000000h	:	SA71 : 64KB	200000h	1-	SA135: 64KB	400000h		SA199: 64KB	600000h
Ť		001000h			208000h			408000h			608000h
	SA1 : 8KB	002000h		SA72 : 64KB	210000h		SA136: 64KB	410000h		SA200: 64KB	610000h
	SA2 : 8KB	003000h	;	SA73 : 64KB	218000h		SA137: 64KB	418000h		SA201: 64KB	618000h
	SA3 : 8KB			SA74 : 64KB			SA138: 64KB			SA202: 64KB	
	SA4 : 8KB	004000h		SA75 : 64KB	220000h		SA139: 64KB	420000h		SA203: 64KB	620000h
	SA5 : 8KB	005000h		SA76 : 64KB	228000h		SA140: 64KB	428000h		SA204: 64KB	628000h
		006000h			230000h			430000h			630000h
	SA6 : 8KB	007000h		SA77 : 64KB	238000h		SA141: 64KB	438000h		SA205: 64KB	638000h
	SA7 : 8KB			SA78 : 64KB	240000h		SA142: 64KB	440000h		SA206: 64KB	640000h
	SA8 : 64KB	008000h		SA79:64KB			SA143: 64KB			SA207: 64KB	
	SA9 : 64KB	010000h		SA80 : 64KB	248000h		SA144: 64KB	448000h		SA208: 64KB	648000h
	SA10 : 64KB	018000h		SA81 : 64KB	250000h		SA145: 64KB	450000h		SA209: 64KB	650000h
		020000h			258000h			458000h			658000h
	SA11 : 64KB	028000h		SA82 : 64KB	260000h		SA146: 64KB	460000h		SA210: 64KB	660000h
	SA12:64KB			SA83 : 64KB	268000h		SA147: 64KB	468000h		SA211: 64KB	668000h
	SA13:64KB	030000h		SA84 : 64KB			SA148: 64KB			SA212: 64KB	
	SA14:64KB	038000h		SA85 : 64KB	270000h		SA149: 64KB	470000h		SA213: 64KB	670000h
		040000h			278000h			478000h			678000h
'		048000h		SA86 : 64KB	280000h		SA150: 64KB	480000h	-	SA214: 64KB	680000h
_	SA16 : 64KB	050000h		SA87 : 64KB	288000h		SA151: 64KB	488000h	\circ	SA215: 64KB	688000h
⋖	SA17:64KB			SA88 : 64KB			SA152: 64KB			SA216: 64KB	
~	SA18 : 64KB	058000h		SA89 : 64KB	290000h	1	SA153: 64KB	490000h	ANK	SA217: 64KB	690000h
BANK	SA19 : 64KB	060000h		SA90 : 64KB	298000h		SA154: 64KB	498000h	7	SA218: 64KB	698000h
5		068000h			2A0000h	1		4A0000h	ℴ		6A0000h
~	SA20 : 64KB	070000h		SA91 : 64KB	2A8000h		SA155: 64KB	4A8000h	â	SA219: 64KB	6A8000h
\Box	SA21 : 64KB			SA92 : 64KB	2B0000h		SA156: 64KB		ш	SA220: 64KB	6B0000h
	SA22 : 64KB	078000h		SA93 : 64KB			SA157: 64KB	4B0000h		SA221: 64KB	
1	SA23 : 64KB	080000h		SA94 : 64KB	2B8000h		SA158: 64KB	4B8000h	1	SA222: 64KB	6B8000h
		088000h			2C0000h			4C0000h	- 1		6C0000h
	SA24 : 64KB	090000h		SA95 : 64KB	2C8000h		SA159: 64KB	4C8000h	I	SA223: 64KB	6C8000h
	SA25 : 64KB	098000h		SA96 : 64KB	2D0000h		SA160: 64KB	4D0000h	I	SA224: 64KB	6D0000h
	SA26 : 64KB			SA97 : 64KB		- 1	SA161: 64KB		I	SA225: 64KB	
	SA27 : 64KB	0A0000h		SA98 : 64KB	2D8000h	- 1	SA162: 64KB	4D8000h	I	SA226: 64KB	6D8000h
	SA28 : 64KB	0A8000h		SA99 : 64KB	2E0000h		SA163: 64KB	4E0000h		SA227: 64KB	6E0000h
		0B0000h	ı		2E8000h			4E8000h			6E8000h
	SA29 : 64KB	0B8000h		SA100: 64KB	2F0000h		SA164: 64KB	4F0000h		SA228: 64KB	6F0000h
	SA30 : 64KB	0C0000h	Ω	SA101: 64KB	2F8000h	O	SA165: 64KB	4F8000h		SA229: 64KB	6F8000h
	SA31:64KB		~	SA102: 64KB		~	SA166: 64KB		*	SA230: 64KB	
	SA32 : 64KB	0C8000h	ラ	SA103: 64KB	300000h	ラ	SA167: 64KB	500000h		SA231: 64KB	700000h
	SA33 : 64KB	0D0000h	-	SA104: 64KB	308000h	<i>-</i>	SA168: 64KB	508000h	T	SA232: 64KB	708000h
		0D8000h	BANK		310000h	BANK		510000h	I		710000h
	SA34 : 64KB	0E0000h	ш	SA105: 64KB	318000h	Ш	SA169: 64KB	518000h	- 1	SA233: 64KB	718000h
	SA35 : 64KB		1	SA106: 64KB	320000h		SA170: 64KB		I	SA234: 64KB	720000h
	SA36 : 64KB	0E8000h	[SA107: 64KB		1	SA171: 64KB	520000h	I	SA235: 64KB	
	SA37 : 64KB	0F0000h	1	SA108: 64KB	328000h		SA172: 64KB	528000h	I	SA236: 64KB	728000h
Τ		0F8000h	1		330000h			530000h	- 1		730000h
¥	SA38 : 64KB	100000h	1	SA109: 64KB	338000h		SA173: 64KB	538000h	I	SA237: 64KB	738000h
A	SA39 : 64KB	108000h	1	SA110: 64KB	340000h		SA174: 64KB	540000h	I	SA238: 64KB	740000h
	SA40 : 64KB			SA111: 64KB	348000h		SA175: 64KB			SA239: 64KB	
	SA41 : 64KB	110000h		SA112: 64KB			SA176: 64KB	548000h		SA240: 64KB	748000h
	SA42 : 64KB	118000h		SA113: 64KB	350000h		SA177: 64KB	550000h		SA241: 64KB	750000h
		120000h			358000h			558000h			758000h
	SA43 : 64KB	128000h		SA114: 64KB	360000h		SA178: 64KB	560000h		SA242: 64KB	760000h
	SA44 : 64KB			SA115: 64KB	368000h		SA179: 64KB			SA243: 64KB	768000h
	SA45 : 64KB	130000h		SA116: 64KB			SA170: 64KB	568000h		SA244: 64KB	
	SA46 : 64KB	138000h	1	SA117: 64KB	370000h		SA181: 64KB	570000h	I	SA245: 64KB	770000h
		140000h	1		378000h			578000h	I		778000h
	SA47 : 64KB	148000h	1	SA118: 64KB	380000h		SA182: 64KB	580000h		SA246: 64KB	780000h
	SA48 : 64KB	150000h	1	SA119: 64KB	388000h	1	SA183: 64KB	588000h	_	SA247: 64KB	788000h
	SA49 : 64KB		1	SA120: 64KB			SA184: 64KB			SA248: 64KB	
	SA50 : 64KB	158000h	1	SA121: 64KB	390000h		SA185: 64KB	590000h	~	SA249: 64KB	790000h
	SA51 : 64KB	160000h	1	SA122: 64KB	398000h		SA186: 64KB	598000h	BANK	SA250: 64KB	798000h
1		168000h	1		3A0000h			5A0000h	5		7A0000h
	SA52 : 64KB	170000h	1	SA123: 64KB	3A8000h	1	SA187: 64KB	5A8000h	⋨	SA251: 64KB	7A8000h
Ω	SA53 : 64KB		1	SA124: 64KB	3B0000h		SA188: 64KB	5B0000h	ш	SA252: 64KB	7B0000h
~	SA54:64KB	178000h	1	SA125: 64KB			SA189: 64KB			SA253: 64KB	
BANK	SA55 : 64KB	180000h	1	SA126: 64KB	3B8000h	1	SA190: 64KB	5B8000h	1	SA254: 64KB	7B8000h
5		188000h	1	SA120: 64KB	3C0000h			5C0000h	I		7C0000h
< <	SA56 : 64KB	190000h	1		3C8000h		SA191: 64KB	5C8000h	- 1	SA255: 64KB	7C8000h
\Box	SA57 : 64KB	198000h	1	SA128: 64KB	3D0000h		SA192: 64KB		I	SA256: 64KB	7D0000h
	SA58 : 64KB		1	SA129: 64KB			SA193: 64KB	5D0000h	I	SA257: 64KB	
	SA59 : 64KB	1A0000h	1	SA130: 64KB	3D8000h		SA194: 64KB	5D8000h	- 1	SA258: 64KB	7D8000h
	SA60 : 64KB	1A8000h	1	SA131: 64KB	3E0000h		SA195: 64KB	5E0000h	I	SA259: 64KB	7E0000h
		1B0000h	1		3E8000h	1		5E8000h	I		7E8000h
	SA61 : 64KB	1B8000h	1	SA132: 64KB	3F0000h		SA196: 64KB		I	SA260: 64KB	7F0000h
	SA62 : 64KB		1	SA133: 64KB			SA197: 64KB	5F0000h	I	SA261: 64KB	
	SA63 : 64KB	1C0000h	↓	SA134: 64KB	3F8000h	:	SA198: 64KB	5F8000h	- 1	SA262: 8KB	7F8000h
		1C8000h	3	J 3/110-1. 0711D	3FFFFFh		57 (100. UTIND	5FFFFFh	I		7F9000h
	SA64 : 64KB	1D0000h						·	I	SA263: 8KB	7FA000h
	SA65 : 64KB								I	SA264: 8KB	
	SA66 : 64KB	1D8000h							I	SA265: 8KB	7FB000h
	SA67 : 64KB	1E0000h							I	SA266: 8KB	7FC000h
		1E8000h							I		7FD000h
	SA68 : 64KB	1F0000h							I	SA267: 8KB	7FE000h
	SA69 : 64KB								I	SA268: 8KB	
	SA70 : 64KB	1F8000h							₩	SA269: 8KB	7FF000h
		1FFFFFh							I		7FFFFFh
:		ILLLLLII									

• FlexBank™ Architecture

Bank		Bank 1	Bank 2						
Splits	Volume	Combination	Volume	Combination					
1	16 Mbit	Bank A	112Mbit	Remember (Bank B, C, D)					
2	48 Mbit	Bank B	96 Mbit	Remember (Bank A, C, D)					
3	48 Mbit	Bank C	96 Mbit	Remember (Bank A, B, D)					
4	16 Mbit	Bank D	112Mbit	Remember (Bank A, B, C)					

• Simultaneous Operation

	- p	
Case	Bank 1 Status	Bank 2 Status
1	Read mode	Read mode
2	Read mode	Autoselect mode
3	Read mode	Program mode
4	Read mode	Erase mode
5	Autoselect mode	Read mode
6	Program mode	Read mode
7	Erase mode	Read mode

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, BankC and Bank D. Bank Address (BA) meant to specify each of the Banks.

• Sector Address Tables (Bank A)

000101	Address	labiot	o (Bai		Sec	ctor	Add	ress						
Bank	Sector	Bank	د Add	rocc									Sector Size (Kwords)	(× 16) Address Range
		A ₂₂	A ₂₁	A20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(Nwords)	Address Range
	SA0	0	0	0	0	0	0	0	0	0	0	0	4	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	0	1	4	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	0	1	0	4	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	0	1	1	4	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	0	1	0	0	4	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	0	1	0	1	4	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	0	1	1	0	4	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	0	1	1	1	4	007000h to 007FFFh
	SA8	0	0	0	0	0	0	0	1	Χ	Х	Х	32	008000h to 00FFFFh
	SA9	0	0	0	0	0	0	1	0	Χ	Х	Х	32	010000h to 017FFFh
	SA10	0	0	0	0	0	0	1	1	Χ	Х	Х	32	018000h to 01FFFFh
	SA11	0	0	0	0	0	1	0	0	Χ	Х	Х	32	020000h to 027FFFh
	SA12	0	0	0	0	0	1	0	1	Χ	Χ	Х	32	028000h to 02FFFFh
	SA13	0	0	0	0	0	1	1	0	Χ	Х	Х	32	030000h to 037FFFh
	SA14	0	0	0	0	0	1	1	1	Х	Х	Х	32	038000h to 03FFFFh
	SA15	0	0	0	0	1	0	0	0	Χ	Х	Х	32	040000h to 047FFFh
	SA16	0	0	0	0	1	0	0	1	Χ	Х	Х	32	048000h to 04FFFFh
	SA17	0	0	0	0	1	0	1	0	Χ	Х	Х	32	050000h to 057FFFh
	SA18	0	0	0	0	1	0	1	1	Χ	Х	Х	32	058000h to 05FFFFh
Bank A	SA19	0	0	0	0	1	1	0	0	Χ	Х	Х	32	060000h to 06FFFFh
	SA20	0	0	0	0	1	1	0	1	Χ	Х	Х	32	068000h to 06FFFFh
	SA21	0	0	0	0	1	1	1	0	Χ	Х	Х	32	070000h to 077FFFh
	SA22	0	0	0	0	1	1	1	1	Χ	Х	Х	32	078000h to 07FFFFh
	SA23	0	0	0	1	0	0	0	0	Χ	Х	Х	32	080000h to 087FFFh
	SA24	0	0	0	1	0	0	0	1	Χ	Х	Χ	32	088000h to 08FFFFh
	SA25	0	0	0	1	0	0	1	0	Χ	Х	Х	32	090000h to 097FFFh
	SA26	0	0	0	1	0	0	1	1	Χ	Х	Х	32	098000h to 09FFFFh
	SA27	0	0	0	1	0	1	0	0	Χ	Х	Х	32	0A0000h to 0A7FFFh
	SA28	0	0	0	1	0	1	0	1	Χ	Х	Х	32	0A8000h to 0AFFFFh
	SA29	0	0	0	1	0	1	1	0	Χ	Х	Х	32	0B0000h to 0B7FFFh
	SA30	0	0	0	1	0	1	1	1	Χ	Х	Х	32	0B8000h to 0BFFFFh
	SA31	0	0	0	1	1	0	0	0	Х	Х	Х	32	0C0000h to 0C7FFFh
	SA32	0	0	0	1	1	0	0	1	Х	Х	Х	32	0C8000h to 0CFFFFh
	SA33	0	0	0	1	1	0	1	0	Χ	Χ	Χ	32	0D0000h to 0D7FFFh
	SA34	0	0	0	1	1	0	1	1	Χ	Χ	Χ	32	0D8000h to 0DFFFFh
	SA35	0	0	0	1	1	1	0	0	Χ	Χ	Χ	32	0E0000h to 0E7FFh
	SA36	0	0	0	1	1	1	0	1	Χ	Χ	Χ	32	0E8000h to 0EFFFFh
	SA37	0	0	0	1	1	1	1	0	Χ	Χ	Χ	32	0F0000h to 0F7FFFh
	SA38	0	0	0	1	1	1	1	1	Χ	Χ	Χ	32	0F8000h to 0FFFFh

• Sector Address Tables (Bank B)

					<u> </u>	-4	م ما م	l=						
Donk	Sootor				36	ector	Add	iress	•				Sector Size	(× 16) Address Range
Bank	Sector		k Add										(Kwords)	Addrèss Range
		A ₂₂	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12		
	SA39	0	0	1	0	0	0	0	0	Χ	Χ	Х	32	100000h to 107FFFh
	SA40	0	0	1	0	0	0	0	1	Χ	Χ	Χ	32	108000h to 10FFFFh
	SA41	0	0	1	0	0	0	1	0	Χ	Х	Х	32	110000h to 117FFFh
	SA42	0	0	1	0	0	0	1	1	Χ	Χ	Χ	32	118000h to 11FFFFh
	SA43	0	0	1	0	0	1	0	0	Χ	Χ	Χ	32	120000h to 127FFFh
	SA44	0	0	1	0	0	1	0	1	Χ	Χ	Χ	32	128000h to 12FFFFh
	SA45	0	0	1	0	0	1	1	0	Х	Х	Χ	32	130000h to 137FFFh
	SA46	0	0	1	0	0	1	1	1	Χ	Χ	Χ	32	138000h to 13FFFFh
-	SA47	0	0	1	0	1	0	0	0	Χ	Χ	Χ	32	140000h to 147FFFh
	SA48	0	0	1	0	1	0	0	1	Χ	Χ	Χ	32	148000h to 14FFFFh
	SA49	0	0	1	0	1	0	1	0	Χ	Χ	Χ	32	150000h to 157FFFh
	SA50	0	0	1	0	1	0	1	1	Χ	Χ	Χ	32	158000h to 15FFFFh
	SA51	0	0	1	0	1	1	0	0	Χ	Χ	Χ	32	160000h to 167FFFh
	SA52	0	0	1	0	1	1	0	1	Χ	Χ	Χ	32	168000h to 16FFFFh
	SA53	0	0	1	0	1	1	1	0	Χ	Χ	Χ	32	170000h to 177FFFh
	SA54	0	0	1	0	1	1	1	1	Χ	Χ	Χ	32	178000h to 17FFFFh
	SA55	0	0	1	1	0	0	0	0	Χ	Χ	Χ	32	180000h to 187FFFh
	SA56	0	0	1	1	0	0	0	1	Χ	Χ	Χ	32	188000h to 18FFFFh
	SA57	0	0	1	1	0	0	1	0	Χ	Χ	Χ	32	190000h to 197FFFh
Bank B	SA58	0	0	1	1	0	0	1	1	Χ	Χ	Χ	32	198000h to 19FFFFh
	SA59	0	0	1	1	0	1	0	0	Χ	Χ	Χ	32	1A0000h to 1A7FFFh
	SA60	0	0	1	1	0	1	0	1	Χ	Χ	Χ	32	1A8000h to 1AFFFFh
	SA61	0	0	1	1	0	1	1	0	Χ	Χ	Χ	32	1B0000h to 1B7FFFh
	SA62	0	0	1	1	0	1	1	1	Χ	Χ	Χ	32	1B8000h to 1BFFFFh
	SA63	0	0	1	1	1	0	0	0	Χ	Χ	Χ	32	1C0000h to 1C7FFFh
	SA64	0	0	1	1	1	0	0	1	Х	Х	Х	32	1C8000h to 1CFFFFh
	SA65	0	0	1	1	1	0	1	0	Χ	Χ	Χ	32	1D0000h to 1D7FFFh
	SA66	0	0	1	1	1	0	1	1	Χ	Χ	Χ	32	1D8000h to 1DFFFFh
	SA67	0	0	1	1	1	1	0	0	Х	Х	Х	32	1E0000h to 1E7FFFh
	SA68	0	0	1	1	1	1	0	1	Χ	Χ	Χ	32	1E8000h to 1EFFFFh
	SA69	0	0	1	1	1	1	1	0	Χ	Χ	Χ	32	1F0000h to 1F7FFFh
	SA70	0	0	1	1	1	1	1	1	Χ	Χ	Χ	32	1F8000h to 1FFFFFh
	SA71	0	1	0	0	0	0	0	0	Х	Х	Χ	32	200000h to 207FFFh
	SA72	0	1	0	0	0	0	0	1	Χ	Χ	Χ	32	208000h to 20FFFFh
	SA73	0	1	0	0	0	0	1	0	Χ	Χ	Χ	32	210000h to 217FFFh
	SA74	0	1	0	0	0	0	1	1	Χ	Χ	Χ	32	218000h to 21FFFFh
	SA75	0	1	0	0	0	1	0	0	Χ	Χ	Χ	32	220000h to 227FFFh
	SA75 SA76	0	1	0	0	0	1	0	1	Χ	Χ	Χ	32	228000h to 22FFFFh
	SA77	0	1	0	0	0	1	1	0	Χ	Χ	Χ	32	230000h to 237FFFh

Sector S						Se	ctor	Add	lress	;				Sector	
SA78	Bank	Sector	Bank	ς Δdc	Iress									Size	(× 16) Address Range
SA79						A 19	A 18	A 17	A 16	A 15	A 14	A 13	A ₁₂	(Kwords)	/ tau ooo rango
SA80		SA78	0	1	0	0	0	1	1	1	Χ	Χ	Χ	32	238000h to 23FFFFh
SA81		SA79	0	1	0	0	1	0	0	0	Х	Х	Χ	32	240000h to 247FFFh
SA82		SA80	0	1	0	0	1	0	0	1	Х	Х	Χ	32	248000h to 24FFFFh
SA83		SA81	0	1	0	0	1	0	1	0	Х	Х	Χ	32	250000h to 257FFFh
SA84		SA82	0	1	0	0	1	0	1	1	Х	Х	Χ	32	258000h to 25FFFFh
SA85		SA83	0	1	0	0	1	1	0	0	Х	Х	Χ	32	260000h to 267FFFh
SA86		SA84	0	1	0	0	1	1	0	1	Х	Х	Х	32	268000h to 26FFFFh
SA87		SA85	0	1	0	0	1	1	1	0	Х	Х	Χ	32	270000h to 277FFFh
SA88		SA86	0	1	0	0	1	1	1	1	Х	Х	Χ	32	278000h to 27FFFFh
SA89		SA87	0	1	0	1	0	0	0	0	Х	Х	Х	32	280000h to 287FFFh
SA90		SA88	0	1	0	1	0	0	0	1	Х	Х	Х	32	288000h to 28FFFFh
SA91		SA89	0	1	0	1	0	0	1	0	Х	Х	Χ	32	290000h to 297FFFh
SA92		SA90	0	1	0	1	0	0	1	1	Х	Х	Χ	32	298000h to 29FFFFh
SA93		SA91	0	1	0	1	0	1	0	0	Х	Х	Χ	32	2A0000h to 2A7FFFh
SA94 0 1 0 1 1 1 1 X X X 32 288000h to 2BFFFhh SA95 0 1 0 1 1 0 0 X X X 32 2C0000h to 2C7FFhh SA96 0 1 0 1 1 0 0 1 X X X 32 2C8000h to 2C7FFhh SA97 0 1 0 1 1 0 1 0 X X X 32 2D8000h to 2D7FFFh SA98 0 1 0 1 1 1 0 X X X 32 2D8000h to 2D7FFFh SA99 0 1 0 1 1 1 0 0 X X X 32 2E8000h to 2E7FFFh SA101 0 1 0 1 1 1 0 0 X X X 32		SA92	0	1	0	1	0	1	0	1	Х	Х	Χ	32	2A8000h to 2AFFFFh
Bank B SA95 0 1 0 1 1 0 0 X X X 32 2C0000h to 2C7FFFh SA96 0 1 0 1 1 0 0 1 X X X 32 2C8000h to 2C7FFFh SA97 0 1 0 1 1 0 1 X X X 32 2D0000h to 2D7FFFh SA98 0 1 0 1 1 0 1 1 X X X 32 2D8000h to 2D7FFFh SA99 0 1 0 1 1 1 0 0 X X 32 2E8000h to 2E7FFFh SA100 0 1 0 1 1 1 0 0 X X X 32 2E8000h to 2F7FFFh SA101 0 1 0 1 1 1 1 0 0 0 0		SA93	0	1	0	1	0	1	1	0	Х	Х	Χ	32	2B0000h to 2B7FFFh
Bank B SA96 0 1 0 1 1 0 0 1 X X 32 2C8000h to 2CFFFFh SA97 0 1 0 1 0 1 0 X X X 32 2D0000h to 2D7FFFh SA98 0 1 0 1 1 0 1 1 X X X 32 2D8000h to 2D7FFFh SA99 0 1 0 1 1 1 0 0 X X 32 2E8000h to 2E7FFFh SA100 0 1 0 1 1 1 0 0 X X 32 2E8000h to 2E7FFFh SA101 0 1 0 1 1 1 0 X X 32 2E8000h to 2F7FFFh SA102 0 1 1 1 1 1 1 1 1 1 1 1 1 1 <td></td> <td>SA94</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>Х</td> <td>Х</td> <td>Χ</td> <td>32</td> <td>2B8000h to 2BFFFFh</td>		SA94	0	1	0	1	0	1	1	1	Х	Х	Χ	32	2B8000h to 2BFFFFh
Bank B SA97 0 1 0 1 1 0 1 0 X X X 32 2D0000h to 2D7FFFh SA98 0 1 0 1 1 0 1 1 X X X 32 2D8000h to 2D7FFFh SA99 0 1 0 1 1 1 0 0 X X X 32 2E8000h to 2E7FFFh SA100 0 1 0 1 1 1 0 1 X X X 32 2E8000h to 2E7FFFh SA101 0 1 0 1 1 1 1 0 X X X 32 2F8000h to 2F7FFFh SA102 0 1 0 0 0 0 X X X 32 2F8000h to 2F7FFFh SA104 0 1 1 0 0 0 1 X X X <td></td> <td>SA95</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>Х</td> <td>Х</td> <td>Χ</td> <td>32</td> <td>2C0000h to 2C7FFFh</td>		SA95	0	1	0	1	1	0	0	0	Х	Х	Χ	32	2C0000h to 2C7FFFh
SA98 0 1 0 1 1 0 1 1 X X X 32 2D8000h to 2DFFFFh SA99 0 1 0 1 1 1 0 0 X X 32 2E8000h to 2E7FFFh SA100 0 1 0 1 1 1 0 1 X X 32 2E8000h to 2E7FFFh SA101 0 1 0 1 1 1 0 X X X 32 2F8000h to 2F7FFFh SA102 0 1 0 1 1 1 1 X X X 32 2F8000h to 2F7FFFh SA103 0 1 1 0 0 0 X X X 32 30000h to 307FFFh SA104 0 1 1 0 0 0 1 X X X 32 308000h to 30FFFFh SA105		SA96	0	1	0	1	1	0	0	1	Х	Х	Χ	32	2C8000h to 2CFFFFh
SA99 0 1 0 1 1 1 0 0 X X X 32 2E0000h to 2E7FFFh SA100 0 1 0 1 1 1 0 1 X X X 32 2E8000h to 2E7FFFh SA101 0 1 0 1 1 1 1 0 X X X 32 2F8000h to 2F7FFFh SA102 0 1 0 1 1 1 1 1 X X X 32 2F8000h to 2F7FFFh SA103 0 1 1 0 0 0 0 X X X 32 30000h to 307FFFh SA104 0 1 1 0 0 0 1 X X X 32 308000h to 307FFFh SA105 0 1 1 0 0 0 1 X X X 32	Bank B	SA97	0	1	0	1	1	0	1	0	Х	Х	Χ	32	2D0000h to 2D7FFFh
SA100 0 1 0 1 1 1 0 1 X X X 32 2E8000h to 2EFFFFh SA101 0 1 0 1 1 1 1 0 X X X 32 2F8000h to 2FFFFh SA102 0 1 0 1 1 1 1 1 X X X 32 2F8000h to 2FFFFh SA103 0 1 1 0 0 0 0 X X X 32 300000h to 307FFFh SA104 0 1 1 0 0 0 0 X X X 32 308000h to 30FFFh SA105 0 1 1 0 0 0 1 0 X X X 32 318000h to 31FFFh SA106 0 1 1 0 0 0 1 1 X X X 32 318000h to 32FFFh SA108 0 1 1 0 0		SA98	0	1	0	1	1	0	1	1	Х	Х	Χ	32	2D8000h to 2DFFFFh
SA101 0 1 0 1 1 1 1 1 0 X X X 32 2F0000h to 2F7FFFh SA102 0 1 0 1 1 1 1 1 X X X 32 2F8000h to 2F7FFFh SA103 0 1 1 0 0 0 0 X X 32 300000h to 307FFFh SA104 0 1 1 0 0 0 0 1 X X 32 308000h to 307FFFh SA105 0 1 1 0 0 0 1 X X 32 310000h to 317FFFh SA106 0 1 1 0 0 0 1 1 X X X 32 318000h to 31FFFFh SA107 0 1 1 0 0 1 0 0 X X X 32 328000h to 327FFFh SA108 0 1 1 0 0 1 X		SA99	0	1	0	1	1	1	0	0	Х	Х	Χ	32	2E0000h to 2E7FFFh
SA102 0 1 0 1 1 1 1 1 X X X 32 2F8000h to 2FFFFFh SA103 0 1 1 0 0 0 0 X X X 32 300000h to 307FFFh SA104 0 1 1 0 0 0 0 1 X X X 32 308000h to 307FFFh SA105 0 1 1 0 0 0 1 0 X X X 32 310000h to 307FFFh SA106 0 1 1 0 0 0 1 1 X X X 32 310000h to 317FFFh SA107 0 1 1 0 0 1 1 X X X 32 320000h to 327FFFh SA108 0 1 1 0 0 1 1 X X X 32 328000h to 32FFFFh SA109 0 1 1 0 0 1		SA100	0	1	0	1	1	1	0	1	Х	Х	Χ	32	2E8000h to 2EFFFFh
SA103 0 1 1 0 0 0 0 X X X 32 300000h to 307FFFh SA104 0 1 1 0 0 0 1 X X X 32 308000h to 30FFFFh SA105 0 1 1 0 0 0 1 0 X X X 32 310000h to 30FFFFh SA106 0 1 1 0 0 0 1 1 X X X 32 318000h to 31FFFFh SA107 0 1 1 0 0 1 0 0 X X X 32 318000h to 31FFFFh SA108 0 1 1 0 0 1 0 0 X X X 32 328000h to 32FFFFh SA109 0 1 1 0 0 1 1 0 X X X 32 338000h to 33FFFFh SA110 0 1 1 0 0		SA101	0	1	0	1	1	1	1	0	Х	Х	Χ	32	2F0000h to 2F7FFFh
SA104 0 1 1 0 0 0 1 X X X 32 308000h to 30FFFh SA105 0 1 1 0 0 0 1 0 X X X 32 310000h to 31FFFh SA106 0 1 1 0 0 0 1 1 X X X 32 318000h to 31FFFh SA107 0 1 1 0 0 1 0 0 X X X 32 320000h to 32FFFh SA108 0 1 1 0 0 1 0 1 X X X 32 328000h to 32FFFh SA109 0 1 1 0 0 1 1 0 X X X 32 338000h to 33FFFh SA110 0 1 1 0 0 1 1 1 X X X 32 338000h to 33FFFh SA111 0 1 1 0 <		SA102	0	1	0	1	1	1	1	1	Х	Х	Χ	32	2F8000h to 2FFFFFh
SA105 0 1 1 0 0 1 0 X X X 32 310000h to 317FFFh SA106 0 1 1 0 0 0 1 1 X X X 32 318000h to 317FFFh SA107 0 1 1 0 0 1 0 0 X X X 32 320000h to 327FFFh SA108 0 1 1 0 0 1 0 1 X X X 32 328000h to 327FFFh SA109 0 1 1 0 0 1 1 0 X X X 32 338000h to 337FFFh SA110 0 1 1 0 0 1 1 X X X 32 338000h to 337FFFh SA111 0 1 1 0 0 0 0 X X X 32 348000h to 347FFFh SA112 0 1 1 0 1 0		SA103	0	1	1	0	0	0	0	0	Х	Х	Χ	32	300000h to 307FFFh
SA106 0 1 1 0 0 0 1 1 X X X 32 318000h to 31FFFh SA107 0 1 1 0 0 1 0 0 X X X 32 320000h to 32FFFh SA108 0 1 1 0 0 1 0 1 X X X 32 328000h to 32FFFh SA109 0 1 1 0 0 1 1 0 X X X 32 330000h to 32FFFh SA110 0 1 1 0 0 1 1 0 X X X 32 330000h to 337FFh SA111 0 1 1 0 0 1 1 X X X 32 340000h to 347FFh SA112 0 1 1 0 1 0 0 0 X X X 32 348000h to 347FFh SA113 0 1 1 0 <		SA104	0	1	1	0	0	0	0	1	Х	Х	Χ	32	308000h to 30FFFFh
SA107 0 1 1 0 0 1 0 0 X X X 32 320000h to 327FFh SA108 0 1 1 0 0 1 0 1 X X X 32 328000h to 327FFh SA109 0 1 1 0 0 1 1 0 X X X 32 330000h to 337FFh SA110 0 1 1 0 0 1 1 1 X X X 32 338000h to 337FFh SA111 0 1 1 0 0 0 X X X 32 340000h to 347FFh SA112 0 1 1 0 0 0 1 X X X 32 348000h to 347FFh SA113 0 1 1 0 1 0 1 0 X X X 32 358000h to 357FFh SA114 0 1 1 0 1 1 <		SA105	0	1	1	0	0	0	1	0	Х	Х	Χ	32	310000h to 317FFFh
SA108 0 1 1 0 0 1 0 1 X X X 32 328000h to 32FFFh SA109 0 1 1 0 0 1 1 0 X X X 32 330000h to 337FFh SA110 0 1 1 0 0 1 1 1 X X X 32 338000h to 33FFFh SA111 0 1 1 0 0 0 0 X X X 32 340000h to 347FFh SA112 0 1 1 0 0 0 1 X X X 32 348000h to 347FFh SA113 0 1 1 0 1 0 1 0 X X X 32 358000h to 357FFh SA114 0 1 1 0 1 1 0 0 X X X 32 358000h to 357FFh SA115 0 1 1 0 1 <		SA106	0	1	1	0	0	0	1	1	Х	Х	Χ	32	318000h to 31FFFFh
SA109 0 1 1 0 0 1 1 0 X X X 32 330000h to 337FFFh SA110 0 1 1 0 0 1 1 1 X X X 32 338000h to 33FFFh SA111 0 1 1 0		SA107	0	1	1	0	0	1	0	0	Х	Х	Х	32	320000h to 327FFFh
SA110 0 1 1 0 0 1 1 1 X X X 32 338000h to 33FFFh SA111 0 1 1 0 0 0 X X X 32 340000h to 347FFh SA112 0 1 1 0 1 0 0 1 X X X 32 348000h to 34FFFh SA113 0 1 1 0 1 0 1 0 X X X 32 350000h to 357FFh SA114 0 1 1 0 1 1 0 0 X X X 32 358000h to 35FFFh SA115 0 1 1 0 0 0 X X X 32 360000h to 367FFFh		SA108	0	1	1	0	0	1	0	1	Х	Х	Χ	32	328000h to 32FFFFh
SA111 0 1 1 0 1 0 0 0 X X X 32 340000h to 347FFFh SA112 0 1 1 0 1 0 1 X X X 32 348000h to 34FFFh SA113 0 1 1 0 1 0 1 0 X X X 32 350000h to 357FFh SA114 0 1 1 0 1 1 0 1 1 0 0 X X X 32 358000h to 35FFFh SA115 0 1 1 0 0 X X X 32 360000h to 367FFFh		SA109	0	1	1	0	0	1	1	0	Х	Х	Χ	32	330000h to 337FFFh
SA112 0 1 1 0 1 0 1 X X X 32 348000h to 34FFFFh SA113 0 1 1 0 1 0 1 0 X X X 32 350000h to 357FFFh SA114 0 1 1 0 1 1 X X X 32 358000h to 35FFFFh SA115 0 1 1 0 0 X X X 32 360000h to 367FFFh		SA110	0	1	1	0	0	1	1	1	Χ	Χ	Χ	32	338000h to 33FFFFh
SA113 0 1 1 0 1 0 1 0 X X X 32 350000h to 357FFFh SA114 0 1 1 0 1 1 X X X 32 358000h to 35FFFh SA115 0 1 1 0 0 X X X 32 360000h to 367FFFh		SA111	0	1	1	0	1	0	0	0	Χ	Χ	Х	32	340000h to 347FFFh
SA114 0 1 1 0 1 0 1 1 X X X 32 358000h to 35FFFFh SA115 0 1 1 0 0 X X X 32 360000h to 367FFFh		SA112	0	1	1	0	1	0	0	1	Χ	Χ	Х	32	348000h to 34FFFFh
SA115 0 1 1 0 1 1 0 0 X X 32 360000h to 367FFFh		SA113	0	1	1	0	1	0	1	0	Χ	Χ	Х	32	350000h to 357FFFh
		SA114	0	1	1	0	1	0	1	1	Χ	Χ	Х	32	358000h to 35FFFFh
SA116 0 1 1 0 1 1 0 1 X X 32 368000h to 36FFFFh		SA115	0	1	1	0	1	1	0	0	Χ	Χ	Χ	32	360000h to 367FFFh
		SA116	0	1	1	0	1	1	0	1	Χ	Χ	Χ	32	368000h to 36FFFFh

Commuca					Se	ector	Add	lress	;				Sector	(× 16)
Bank	Sector	Banl	k Add	Iress									Size (Kwords)	(× 16) Address Range
		A ₂₂	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(Itwords)	
	SA117	0	1	1	0	1	1	1	0	Χ	Χ	Χ	32	370000h to 377FFFh
	SA118	0	1	1	0	1	1	1	1	Χ	Χ	Χ	32	378000h to 37FFFFh
	SA119	0	1	1	1	0	0	0	0	Х	Х	Χ	32	380000h to 387FFFh
	SA120	0	1	1	1	0	0	0	1	Х	Х	Χ	32	388000h to 38FFFFh
	SA121	0	1	1	1	0	0	1	0	Χ	Х	Χ	32	390000h to 397FFFh
	SA122	0	1	1	1	0	0	1	1	Χ	Х	Χ	32	398000h to 39FFFFh
	SA123	0	1	1	1	0	1	0	0	Χ	Х	Χ	32	3A0000h to 3A7FFFh
	SA124	0	1	1	1	0	1	0	1	Χ	Х	Χ	32	3A8000h to 3AFFFFh
Donk D	SA125	0	1	1	1	0	1	1	0	Χ	Х	Χ	32	3B0000h to 3B7FFFh
Bank B	SA126	0	1	1	1	0	1	1	1	Χ	Х	Χ	32	3B8000h to 3BFFFFh
	SA127	0	1	1	1	1	0	0	0	Χ	Х	Χ	32	3C0000h to 3C7FFFh
	SA128	0	1	1	1	1	0	0	1	Χ	Х	Χ	32	3C8000h to 3CFFFFh
	SA129	0	1	1	1	1	0	1	0	Χ	Χ	Χ	32	3D0000h to 3D7FFFh
	SA130	0	1	1	1	1	0	1	1	Χ	Χ	Χ	32	3D8000h to 3DFFFFh
	SA131	0	1	1	1	1	1	0	0	Χ	Χ	Χ	32	3E0000h to 3E7FFFh
	SA132	0	1	1	1	1	1	0	1	Х	Х	Χ	32	3E8000h to 3EFFFFh
	SA133	0	1	1	1	1	1	1	0	Х	Х	Χ	32	3F0000h to 3F7FFFh
	SA134	0	1	1	1	1	1	1	1	Χ	Χ	Χ	32	3F8000h to 3FFFFFh

• Sector Address Tables (Bank C)

	or Address	Table	3 (Da	iik O)										
					Se	ctor	Add	ress					Sector Size	(× 16)
Bank	Sector	Banl	k Add	lress									(Kwords)	(× 16) Address Range
		A 22	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12		
	SA135	1	0	0	0	0	0	0	0	Χ	Χ	Χ	32	400000h to 407FFFh
	SA136	1	0	0	0	0	0	0	1	Χ	Χ	Х	32	408000h to 40FFFFh
	SA137	1	0	0	0	0	0	1	0	Χ	Χ	Х	32	410000h to 417FFFh
	SA138	1	0	0	0	0	0	1	1	Χ	Χ	Х	32	418000h to 41FFFFh
	SA139	1	0	0	0	0	1	0	0	Χ	Χ	Х	32	420000h to 427FFFh
	SA140	1	0	0	0	0	1	0	1	Χ	Χ	Х	32	428000h to 42FFFFh
	SA141	1	0	0	0	0	1	1	0	Χ	Χ	Х	32	430000h to 437FFFh
	SA142	1	0	0	0	0	1	1	1	Χ	Χ	Х	32	438000h to 43FFFFh
	SA143	1	0	0	0	1	0	0	0	Χ	Χ	Х	32	440000h to 447FFFh
	SA144	1	0	0	0	1	0	0	1	Χ	Χ	Х	32	448000h to 44FFFFh
	SA145	1	0	0	0	1	0	1	0	Χ	Х	Х	32	450000h to 457FFFh
	SA146	1	0	0	0	1	0	1	1	Χ	Х	Х	32	458000h to 45FFFFh
	SA147	1	0	0	0	1	1	0	0	Χ	Χ	Х	32	460000h to 467FFFh
	SA148	1	0	0	0	1	1	0	1	Χ	Х	Х	32	468000h to 46FFFFh
	SA149	1	0	0	0	1	1	1	0	Χ	Χ	Х	32	470000h to 477FFFh
	SA150	1	0	0	0	1	1	1	1	Χ	Х	Х	32	478000h to 47FFFFh
	SA151	1	0	0	1	0	0	0	0	Χ	Χ	Х	32	480000h to 487FFFh
	SA152	1	0	0	1	0	0	0	1	Χ	Х	Х	32	488000h to 48FFFFh
	SA153	1	0	0	1	0	0	1	0	Χ	Х	Х	32	490000h to 497FFFh
Bank C	SA154	1	0	0	1	0	0	1	1	Χ	Х	Х	32	498000h to 49FFFFh
	SA155	1	0	0	1	0	1	0	0	Χ	Х	Х	32	4A0000h to 4A7FFFh
	SA156	1	0	0	1	0	1	0	1	Χ	Χ	Х	32	4A8000h to 4AFFFFh
	SA157	1	0	0	1	0	1	1	0	Χ	Χ	Х	32	4B0000h to 4B7FFFh
	SA158	1	0	0	1	0	1	1	1	Χ	Χ	Х	32	4B8000h to 4BFFFFh
	SA159	1	0	0	1	1	0	0	0	Χ	Χ	Х	32	4C0000h to 4C7FFFh
	SA160	1	0	0	1	1	0	0	1	Χ	Χ	Х	32	4C8000h to 4CFFFFh
	SA161	1	0	0	1	1	0	1	0	Χ	Х	Х	32	4D0000h to 4D7FFFh
	SA162	1	0	0	1	1	0	1	1	Χ	Х	Х	32	4D8000h to 4DFFFFh
	SA163	1	0	0	1	1	1	0	0	Χ	Х	Х	32	4E0000h to 4E7FFFh
	SA164	1	0	0	1	1	1	0	1	Χ	Х	Х	32	4E8000h to 4EFFFFh
	SA165	1	0	0	1	1	1	1	0	Χ	Χ	Х	32	4F0000h to 4F7FFFh
	SA166	1	0	0	1	1	1	1	1	Х	Х	Х	32	4F8000h to 4FFFFFh
	SA167	1	0	1	0	0	0	0	0	Χ	Χ	Χ	32	500000h to 507FFFh
	SA168	1	0	1	0	0	0	0	1	Χ	Χ	Χ	32	508000h to 50FFFFh
	SA169	1	0	1	0	0	0	1	0	Χ	Χ	Χ	32	510000h to 517FFFh
	SA170	1	0	1	0	0	0	1	1	Χ	Χ	Χ	32	518000h to 51FFFFh
	SA171	1	0	1	0	0	1	0	0	Χ	Χ	Χ	32	520000h to 527FFFh
	SA172	1	0	1	0	0	1	0	1	Χ	Χ	Χ	32	528000h to 52FFFFh
	SA173	1	0	1	0	0	1	1	0	Χ	Χ	Χ	32	530000h to 537FFFh

					Se	ctor	Add	ress	5				a . a:	(10)
Bank	Sector	Bank	k Add	lress									Sector Size (Kwords)	(× 16) Address Range
		A ₂₂	A ₂₁	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(11110100)	riaar ooo riarigo
	SA174	1	0	1	0	0	1	1	1	Χ	Χ	Χ	32	538000h to 53FFFFh
	SA175	1	0	1	0	1	0	0	0	Χ	Х	Χ	32	540000h to 547FFFh
	SA176	1	0	1	0	1	0	0	1	Х	Х	Х	32	548000h to 54FFFFh
	SA177	1	0	1	0	1	0	1	0	Х	Х	Х	32	550000h to 557FFFh
	SA178	1	0	1	0	1	0	1	1	Х	Х	Х	32	558000h to 55FFFFh
	SA179	1	0	1	0	1	1	0	0	Х	Х	Х	32	560000h to 567FFFh
	SA180	1	0	1	0	1	1	0	1	Х	Х	Х	32	568000h to 56FFFFh
	SA181	1	0	1	0	1	1	1	0	Х	Х	Х	32	570000h to 577FFFh
	SA182	1	0	1	0	1	1	1	1	Х	Х	Х	32	578000h to 57FFFFh
	SA183	1	0	1	1	0	0	0	0	Χ	Х	Χ	32	580000h to 587FFFh
	SA184	1	0	1	1	0	0	0	1	Х	Х	Х	32	588000h to 58FFFFh
	SA185	1	0	1	1	0	0	1	0	Х	Х	Х	32	590000h to 597FFFh
	SA186	1	0	1	1	0	0	1	1	Х	Х	Х	32	598000h to 59FFFFh
	SA187	1	0	1	1	0	1	0	0	Х	Х	Х	32	5A0000h to 5A7FFFh
	SA188	1	0	1	1	0	1	0	1	Х	Х	Х	32	5A8000h to 5AFFFFh
	SA189	1	0	1	1	0	1	1	0	Х	Х	Х	32	5B0000h to 5B7FFFh
	SA190	1	0	1	1	0	1	1	1	Χ	Х	Χ	32	5B8000h to 5BFFFFh
	SA191	1	0	1	1	1	0	0	0	Χ	Х	Χ	32	5C0000h to 5C7FFFh
	SA192	1	0	1	1	1	0	0	1	Х	Х	Х	32	5C8000h to 5CFFFFh
Bank C	SA193	1	0	1	1	1	0	1	0	Х	Х	Х	32	6D0000h to 5D7FFFh
	SA194	1	0	1	1	1	0	1	1	Х	Х	Х	32	6D8000h to 5DFFFFh
	SA195	1	0	1	1	1	1	0	0	Х	Х	Х	32	5E0000h to 5E7FFFh
	SA196	1	0	1	1	1	1	0	1	Х	Х	Х	32	5E8000h to 5EFFFFh
	SA197	1	0	1	1	1	1	1	0	Х	Х	Х	32	5F0000h to 5F7FFFh
	SA198	1	0	1	1	1	1	1	1	Х	Х	Х	32	5F8000h to 5FFFFFh
	SA199	1	1	0	0	0	0	0	0	Х	Х	Х	32	600000h to 607FFFh
	SA200	1	1	0	0	0	0	0	1	Х	Х	Х	32	608000h to 60FFFFh
	SA201	1	1	0	0	0	0	1	0	Х	Х	Х	32	610000h to 617FFFh
	SA202	1	1	0	0	0	0	1	1	Х	Х	Х	32	618000h to 61FFFFh
	SA203	1	1	0	0	0	1	0	0	Х	Х	Х	32	620000h to 627FFFh
	SA204	1	1	0	0	0	1	0	1	Х	Х	Х	32	628000h to 62FFFFh
	SA205	1	1	0	0	0	1	1	0	Χ	Х	Х	32	630000h to 637FFFh
	SA206	1	1	0	0	0	1	1	1	Χ	Χ	Χ	32	638000h to 63FFFFh
	SA207	1	1	0	0	1	0	0	0	Χ	Χ	Χ	32	640000h to 647FFFh
	SA208	1	1	0	0	1	0	0	1	Χ	Χ	Χ	32	648000h to 64FFFFh
	SA209	1	1	0	0	1	0	1	0	Χ	Χ	Χ	32	650000h to 657FFFh
	SA210	1	1	0	0	1	0	1	1	Χ	Χ	Χ	32	658000h to 65FFFFh
	SA211	1	1	0	0	1	1	0	0	Χ	Χ	Χ	32	660000h to 667FFFh
	SA212	1	1	0	0	1	1	0	1	Χ	Χ	Χ	32	668000h to 66FFFFh
		1 -									<u> </u>			(Continued)

	_				Sec	tor	Addı	ess					Sector	(× 16)
Bank	Sector	Ban	k Add	ress									Size (Kwords)	(× 16) Address Range
		A ₂₂	A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(Itwords)	
	SA213	1	1	0	0	1	1	1	0	Х	Х	Χ	32	670000h to 677FFFh
	SA214	1	1	0	0	1	1	1	1	Χ	Χ	Χ	32	678000h to 67FFFFh
	SA215	1	1	0	1	0	0	0	0	Х	Χ	Χ	32	680000h to 687FFFh
	SA216	1	1	0	1	0	0	0	1	Χ	Χ	Χ	32	688000h to 68FFFFh
	SA217	1	1	0	1	0	0	1	0	Х	Х	Х	32	690000h to 697FFFh
	SA218	1	1	0	1	0	0	1	1	Х	Х	Х	32	698000h to 69FFFFh
	SA219	1	1	0	1	0	1	0	0	Х	Х	Х	32	6A0000h to 6A7FFFh
	SA220	1	1	0	1	0	1	0	1	Х	Х	Х	32	6A8000h to 6AFFFFh
Book C	SA221	1	1	0	1	0	1	1	0	Х	Х	Х	32	6B0000h to 6B7FFFh
Bank C	SA222	1	1	0	1	0	1	1	1	Х	Х	Х	32	8B8000h to 6BFFFFh
	SA223	1	1	0	1	1	0	0	0	Х	Х	Х	32	6C0000h to 6C7FFFh
	SA224	1	1	0	1	1	0	0	1	Х	Х	Х	32	6C8000h to 6CFFFFh
	SA225	1	1	0	1	1	0	1	0	Х	Х	Х	32	6D0000h to 6D7FFFh
	SA226	1	1	0	1	1	0	1	1	Х	Х	Х	32	6D8000h to 6DFFFFh
	SA227	1	1	0	1	1	1	0	0	Х	Χ	Χ	32	6E0000h to 6E7FFh
	SA228	1	1	0	1	1	1	0	1	Χ	Х	Х	32	6E8000h to 6EFFFFh
	SA229	1	1	0	1	1	1	1	0	Χ	Χ	Х	32	6F0000h to 6F7FFFh
	SA230	1	1	0	1	1	1	1	1	Χ	Χ	Χ	32	6F8000h to 6FFFFFh

• Sector Address Tables (Bank D)

	or Address		- (<i>- ,</i>		ctor	Add	ress					Sector Size	(× 16)
Bank	Sector	Banl	k Add	lress									(Kwords)	Address Range
		A 22	A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12		
	SA231	1	1	1	0	0	0	0	0	Χ	Χ	Χ	32	700000h to 707FFFh
	SA232	1	1	1	0	0	0	0	1	Χ	Χ	Χ	32	708000h to 70FFFFh
	SA233	1	1	1	0	0	0	1	0	Χ	Χ	Χ	32	710000h to 717FFFh
	SA234	1	1	1	0	0	0	1	1	Χ	Χ	Χ	32	718000h to 71FFFFh
	SA235	1	1	1	0	0	1	0	0	Χ	Χ	Χ	32	720000h to 727FFFh
	SA236	1	1	1	0	0	1	0	1	Χ	Χ	Χ	32	728000h to 72FFFFh
	SA237	1	1	1	0	0	1	1	0	Χ	Χ	Χ	32	730000h to 737FFFh
	SA238	1	1	1	0	0	1	1	1	Χ	Χ	Χ	32	738000h to 73FFFFh
	SA239	1	1	1	0	1	0	0	0	Χ	Χ	Х	32	740000h to 747FFFh
	SA240	1	1	1	0	1	0	0	1	Χ	Χ	Χ	32	748000h to 74FFFh
	SA241	1	1	1	0	1	0	1	0	Х	Х	Χ	32	750000h to 757FFFh
	SA242	1	1	1	0	1	0	1	1	Х	Х	Χ	32	758000h to 75FFFFh
-	SA243	1	1	1	0	1	1	0	0	Χ	Х	Χ	32	760000h to 767FFFh
-	SA244	1	1	1	0	1	1	0	1	Χ	Х	Х	32	768000h to 76FFFFh
	SA245	1	1	1	0	1	1	1	0	Χ	Х	Χ	32	770000h to 777FFFh
	SA246	1	1	1	0	1	1	1	1	Χ	Х	Χ	32	778000h to 77FFFFh
	SA247	1	1	1	1	0	0	0	0	Χ	Х	Χ	32	780000h to 787FFFh
	SA248	1	1	1	1	0	0	0	1	Χ	Χ	Х	32	788000h to 78FFFFh
-	SA249	1	1	1	1	0	0	1	0	Χ	Χ	Χ	32	790000h to 797FFFh
Bank D	SA250	1	1	1	1	0	0	1	1	Χ	Χ	Χ	32	798000h to 79FFFFh
-	SA251	1	1	1	1	0	1	0	0	Χ	Χ	Χ	32	7A0000h to 7A7FFFh
-	SA252	1	1	1	1	0	1	0	1	Χ	Χ	Χ	32	7A8000h to 7AFFFFh
-	SA253	1	1	1	1	0	1	1	0	Χ	Χ	Χ	32	7B0000h to 7B7FFFh
-	SA254	1	1	1	1	0	1	1	1	Χ	Χ	Χ	32	7B8000h to 7BFFFFh
-	SA255	1	1	1	1	1	0	0	0	Χ	Χ	Χ	32	7C0000h to 7C7FFFh
-	SA256	1	1	1	1	1	0	0	1	Χ	Χ	Χ	32	7C8000h to 7CFFFFh
-	SA257	1	1	1	1	1	0	1	0	Χ	Χ	Χ	32	7D0000h to 7D7FFFh
-	SA258	1	1	1	1	1	0	1	1	Χ	Χ	Χ	32	7D8000h to 7DFFFFh
-	SA259	1	1	1	1	1	1	0	0	Χ	Χ	Х	32	7E0000h to 7E7FFFh
-	SA260	1	1	1	1	1	1	0	1	Х	Х	Χ	32	7E8000h to 7EFFFFh
=	SA261	1	1	1	1	1	1	1	0	Х	Х	Χ	32	7F0000h to 7F7FFFh
i i	SA262	1	1	1	1	1	1	1	1	0	0	0	4	7F8000h to 7F8FFFh
	SA263	1	1	1	1	1	1	1	1	0	0	1	4	7F9000h to 7F9FFFh
	SA264	1	1	1	1	1	1	1	1	0	1	0	4	7FA000h to 7FAFFFh
-	SA265	1	1	1	1	1	1	1	1	0	1	1	4	7FB000h to 7FBFFFh
	SA266	1	1	1	1	1	1	1	1	1	0	0	4	7FC000h to 7FCFFFh
	SA267	1	1	1	1	1	1	1	1	1	0	1	4	7FD000h to 7FDFFFh
	SA268	1	1	1	1	1	1	1	1	1	1	0	4	7FE000h to 7FEFFFh
-	SA269	1	1	1	1	1	1	1	1	1	1	1	4	7FF000h to 7FFFFFh

• Sector Group Address Table

Sector Group	A 22	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA0	0	0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	0	0	1	1	1	SA7
SGA8	0	0	0	0	0	0	0	1	Х	Х	Х	SA8
SGA9	0	0	0	0	0	0	1	0	Х	Х	Х	SA9
SGA10	0	0	0	0	0	0	1	1	Х	Х	Х	SA10
SGA11	0	0	0	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA12	0	0	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA13	0	0	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA14	0	0	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA15	0	0	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA16	0	0	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA17	0	0	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA18	0	0	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA19	0	0	1	0	0	1	Х	Х	Х	Х	Х	SA43 to SA46
SGA20	0	0	1	0	1	0	Х	Х	Х	Х	Х	SA47 to SA50
SGA21	0	0	1	0	1	1	Х	Х	Х	Х	Х	SA51 to SA54
SGA22	0	0	1	1	0	0	Х	Х	Х	Х	Х	SA55 to SA58
SGA23	0	0	1	1	0	1	Х	Χ	Х	Χ	Χ	SA59 to SA62
SGA24	0	0	1	1	1	0	Х	Х	Х	Х	Х	SA63 to SA66
SGA25	0	0	1	1	1	1	Х	Х	Х	Х	Х	SA67 to SA70
SGA26	0	1	0	0	0	0	Х	Х	Х	Х	Х	SA71 to SA74
SGA27	0	1	0	0	0	1	Х	Х	Х	Х	Х	SA75 to SA78

Sector Group	A 22	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA28	0	1	0	0	1	0	Х	Х	Х	Х	Χ	SA79 to SA82
SGA29	0	1	0	0	1	1	Х	Х	Х	Х	Χ	SA83 to SA86
SGA30	0	1	0	1	0	0	Х	Х	Х	Х	Χ	SA87 to SA90
SGA31	0	1	0	1	0	1	Х	Х	Х	Х	Χ	SA91 to SA94
SGA32	0	1	0	1	1	0	Х	Х	Х	Х	Х	SA95 to SA98
SGA33	0	1	0	1	1	1	Х	Х	Х	Х	Х	SA99 to SA102
SGA34	0	1	1	0	0	0	Х	Х	Х	Х	Χ	SA103 to SA106
SGA35	0	1	1	0	0	1	Х	Х	Х	Х	Х	SA107 to SA110
SGA36	0	1	1	0	1	0	Х	Х	Х	Х	Х	SA111 to SA114
SGA37	0	1	1	0	1	1	Х	Х	Х	Х	Х	SA115 to SA118
SGA38	0	1	1	1	0	0	Х	Х	Х	Х	Х	SA119 to SA122
SGA39	0	1	1	1	0	1	Х	Х	Х	Х	Х	SA123 to SA126
SGA40	0	1	1	1	1	0	Х	Х	Х	Х	Х	SA127 to SA130
SGA41	0	1	1	1	1	1	Х	Х	Х	Х	Х	SA131 to SA134
SGA42	1	0	0	0	0	0	Х	Х	Х	Х	Х	SA135 to SA138
SGA43	1	0	0	0	0	1	Х	Х	Х	Х	Х	SA139 to SA142
SGA44	1	0	0	0	1	0	Х	Х	Х	Х	Х	SA143 to SA146
SGA45	1	0	0	0	1	1	Х	Х	Х	Х	Х	SA147 to SA150
SGA46	1	0	0	1	0	0	Х	Х	Х	Х	Х	SA151 to SA154
SGA47	1	0	0	1	0	1	Х	Х	Х	Х	Х	SA155 to SA158
SGA48	1	0	0	1	1	0	Х	Х	Χ	Χ	Χ	SA159 to SA162
SGA49	1	0	0	1	1	1	Х	Х	Х	Х	Χ	SA163 to SA166
SGA50	1	0	1	0	0	0	Х	Х	Х	Х	Χ	SA167 to SA170
SGA51	1	0	1	0	0	1	Х	Х	Х	Х	Χ	SA171 to SA174

Sector Group	A 22	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA52	1	0	1	0	1	0	Х	Х	Х	Х	Х	SA175 to SA178
SGA53	1	0	1	0	1	1	Х	Х	Х	Х	Х	SA179 to SA182
SGA54	1	0	1	1	0	0	Х	Х	Х	Х	Х	SA183 to SA186
SGA55	1	0	1	1	0	1	Х	Х	Х	Х	Х	SA187 to SA190
SGA56	1	0	1	1	1	0	Х	Х	Х	Х	Х	SA191 to SA194
SGA57	1	0	1	1	1	1	Х	Х	Х	Х	Х	SA195 to SA198
SGA58	1	1	0	0	0	0	Х	Х	Х	Х	Х	SA199 to SA202
SGA59	1	1	0	0	0	1	Х	Х	Х	Х	Х	SA203 to SA206
SGA60	1	1	0	0	1	0	Х	Х	Х	Х	Х	SA207 to SA210
SGA61	1	1	0	0	1	1	Х	Х	Х	Х	Х	SA211 to SA214
SGA62	1	1	0	1	0	0	Х	Х	Х	Х	Х	SA215 to SA218
SGA63	1	1	0	1	0	1	Х	Х	Х	Х	Х	SA219 to SA222
SGA64	1	1	0	1	1	0	Х	Х	Х	Х	Х	SA223 to SA226
SGA65	1	1	0	1	1	1	Х	Х	Х	Х	Х	SA227 to SA230
SGA66	1	1	1	0	0	0	Х	Х	Х	Х	Х	SA231 to SA234
SGA67	1	1	1	0	0	1	Х	Х	Х	Х	Х	SA235 to SA238
SGA68	1	1	1	0	1	0	Х	Х	Х	Х	Х	SA239 to SA242
SGA69	1	1	1	0	1	1	Х	Х	Х	Х	Х	SA243 to SA246
SGA70	1	1	1	1	0	0	Х	Х	Х	Х	Х	SA247 to SA250
SGA71	1	1	1	1	0	1	Х	Х	Х	Х	Х	SA251 to SA254
SGA72	1	1	1	1	1	0	Х	Х	Х	Х	Х	SA255 to SA258
SGA73	1	1	1	1	1	1	0	0	Х	Х	Х	SA259
SGA74	1	1	1	1	1	1	0	1	Х	Х	Х	SA260
SGA75	1	1	1	1	1	1	1	0	Х	Х	Х	SA261
SGA76	1	1	1	1	1	1	1	1	0	0	0	SA262
SGA77	1	1	1	1	1	1	1	1	0	0	1	SA263
SGA78	1	1	1	1	1	1	1	1	0	1	0	SA264
SGA79	1	1	1	1	1	1	1	1	0	1	1	SA265
SGA80	1	1	1	1	1	1	1	1	1	0	0	SA266
SGA81	1	1	1	1	1	1	1	1	1	0	1	SA267
SGA82	1	1	1	1	1	1	1	1	1	1	0	SA268
SGA83	1	1	1	1	1	1	1	1	1	1	1	SA269

• Sector Protection Verify Autoselect Codes Table

Туре	A22 to A12	A 7	A 6	A 5	A 4	A 3	A 2	A 1	Ao	Code (HEX)
Manufacture's Code	BA	L	L	L	L	L	L	L	L	04h
Device Code	BA	L	L	L	L	L	L	L	Н	227Eh
Extended Device Code *2	BA	L	L	L	L	Н	Н	Н	L	2218h
Exterided Device Code	BA	L	L	L	L	Н	Н	Н	Н	2200h
Sector Group Protection	Sector Group Addresses	L	L	L	L	L	L	Н	L	01h*1
Indicator Bits	ВА	L	L	L	L	L	L	Н	Н	DQ ₇ - Factory Lock Bit 1 = Locked, 0 = Not Locked DQ ₆ - Customer Lock Bit 1 = Locked, 0 = Not Locked

Legend: L = V_{IL}, H = V_{IH}. See DC Characteristics for voltage levels.

^{*1:} Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*2 :} A read cycle at address (BA) 01h outputs device code. When 227Eh is output, it indicates that two additional codes, called Extended Device Codes, will be required. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

• Flash Memory Command Definitions

Command	Bus Write Write Cycle		Second Write Cycle		Third Write Cycle		FourthWrite Cycle		Fifth Write Cycle		Sixth Write Cycle		Seventh Write Cycle		
Sequence	cles Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read / Reset	1	XXXh	F0h	RA	RD	_	_	_	_	_	_	_	_	_	_
Read / Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD	_	_	_	_	_	_
Autoselect	3	555h	AAh	2AAh	55h	(BA) 555h	90h			_		_		_	_
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	_	_	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h	_	_
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h	_	_
Erase Suspend	1	BA	B0h	_	_	_	1	1	l	_	1	_	1	_	_
Erase Resume	1	BA	30h	_	_	_	_	-	_	_	_	_	_	_	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_	_	_	_	_	_	_
Fast Program	2	XXXh	A0	PA	PD									_	_
Reset from Fast Mode *1	2	ВА	90h	XXXh	F0h*2	_	_		_	_	_	_		_	_
Set Burst Mode Configuration Register	3	555h	AAh	2AAh	55h	(CR) 555h	C0h		_	_	_	_	_	_	_
Query	1	(BA) 55h	98h	_		_	_		_	_	_	_	_	_	_
HiddenROM Entry	3	555h	AAh	2AAh	55h	555h	88h			_	_	_	_	_	
HiddenROM Program* ³	4	555h	AAh	2AAh	55h	555h	A0h	(HRA) PA	PD	_	_	_	_	_	
HiddenROM Exit*3	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h	_	_	_	_	_	_
HiddenROM Protect*3	6	555h	AAh	2AAh	55h	555h	60h	OPBP	68h	OPBP	48h	XXXh	RD(0)	_	_

Legend:

- RA = Address of the memory location to be read.
- PA = Address of the memory location to be programmed. Addresses latch on the rising edge of the ADV pulse or active edge of CLK while ADV = V_{IL} whichever comes first or falling edge of wirte pulse while ADV = V_{IL}
- SA = Address of the sector to be erased. The combination of A₂₂, A₂₁, A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
- BA = Bank Address. Address setted by A22, A21, A20 will select Bank A, Bank B, Bank C and Bank D.
- RD = Data read from location RA during read operation.
- PD = Data to be programmed at location PA. Data latches on the rising edge of write pulse.
- SGA = Sector group address to be protected.
- HRA = Address of the HiddenROM area 000000h to 00007Fh
- HRBA = Bank Address of the HiddenROM area ($A_{22} = A_{21} = A_{20} = A_{19} = A_{18} = V_{IL}$)

(Continued)

RD (0) = Read Data bit. If programmed, $DQ_0 = 1$, if erase, $DQ_0 = 0$ OPBP = (A₇, A₆, A₅, A₄, A₃, A₂, A₁, A₀) is (0, 0, 0, 1, 1, 0, 1, 0) CR = Configuration Register address bits A₁₉ to A₁₂.

- *1: This command is valid during Fast Mode.
- *2: This command is valid during HiddenROM mode.
- *3: The data "00h" is also acceptable.
- Notes: Address bits A₂₂ to A₁₁ = X = "H" or "L" for all address commands except for PA, SA, BA, SGA, OPBP.
 - Bus operations are defined in "■ DEVICE BUS OPERATIONS".
 - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

2. AC Characteristics

• Synchronous/Burst Read

Douglaston	Syr	nbol	Va	l lm:4	
Parameter	JEDEC	Standard	Min	Max	Unit
Latency	_	tiacc	_	71	ns
Burst Access Time Valid Clock to Output Delay	_	t BACC	_	11	ns
Address Setup Time to CLK*1	_	tacs	4	_	ns
Address Hold Time from CLK*2	_	t ach	6	_	ns
Data Hold Time from Next Clock Cycle	_	t врн	3	_	ns
Chip Enable to RY/BY Valid	_	t cr	_	11	ns
Output Enable to Output Valid	_	t oe	_	11	ns
Chip Enable to High-Z	_	tcez	_	8	ns
Output Enable to High-Z	_	toez	_	8	ns
CEf Setup Time to CLK	_	tces	4	_	ns
Ready Access Time from CLK	_	tracc	_	11	ns
CEf Setup Time to ADV	_	tcas	0	_	ns
ADV Set Up Time to CLK	_	tavsc	4	_	ns
ADV Hold Time to CLK	_	t avhc	6	_	ns
CLK to access resume	_	t cka	_	11	ns
CLK to High-Z	_	t ckz	_	8	ns
Output Enable Setup Time	_	toes	4	_	ns
Read Cycle for Continuous suspend	_	trcc	_	1	ms
Read Cycle Time	_	t RC	56		ns

^{*1 :} Access Time is from the last of either stable addresses .

Note: Test Conditions

Output Load: Vccqr =1.65 V to 1.95 V: 30 pF

Input rise and fall times : 5 ns Input pulse levels : 0.0 V to Vccf

Timing measurement reference level : Input : $0.5 \times V$ ccf, Output : $0.5 \times V$ ccf

^{*2 :} Addresses are latched on the active edge of CLK.

• Asynchronous Read

Parameter			mbol	Va	lue	Unit
Paran	JEDEC	Standard	Min	Max	Unit	
Read Cycle Time			t RC	56	_	ns
Access Time from CEf Low			t ce	_	56	ns
Asynchronous Access Time	_	t ACC	_	56	ns	
Output Enable to Output Va	_	t oe	_	11	ns	
Output Enable Hold Time	Read		tоен	0	_	ns
Output Enable Hold Time	Toggle and Data Polling			8	_	ns
Chip Enable to High-Z	_	tcez	_	8	ns	
CEf High During Toggle Bit	_	t CEPH	20	_	ns	
Output Enable to High-Z		_	toez	_	8	ns

^{*:} Asynchronous Access Time is from the last of either stable addresses or the falling edge of ADV.

• Hardware Reset (RESET)

Parameter	Syı	nbol	Va	Unit		
Farameter	JEDEC	DEC Standard Min		Max		
RESET Pin Low (During Embedded Algorithms) to Read Mode *1	_	t ready	_	20	μs	
RESET Pulse Width	_	t RP	500	_	ns	
Reset High Time Before Read *2	_	t RH	200	_	ns	
Power On/Off Time	_	t PS	0	_	ns	

^{*1 :} Access Time is from the last of either stable addresses.

Note: Test Conditions:

Output Load : Vccqr = 1.65 V to 1.95 V : 30 pF

Input rise and fall times : 5 ns Input pulse levels : 0.0 V to Vccf

Timing measurement reference level : Input : $0.5 \times V$ ccf, Output : $0.5 \times V$ ccf

^{*2 :} Addresses are latched on the active edge of CLK.

• Write (Erase/Program) Operations

Barrandan	Syr	nbol		11		
Parameter	JEDEC	Standard	Min	Тур	Max	Unit
Write Cycle Time	t avav	twc	56	_	_	ns
Address Setup Time	t avwl	t AS	0	_	_	ns
Address Hold Time	twlax	t ah	20	_	_	ns
ADV Low Time	_	t avdp	10	_	_	ns
CEf Low to ADV High	_	t CLAH	10	_	_	ns
Data Setup Time	t DVWH	t DS	20	_	_	ns
Data Hold Time	twhox	t DH	0	_	_	ns
Read Recovery Time Before Write	t GHWL	t GHWL	0	_	_	ns
CEf Hold Time	twheh	t cH	0	_	_	ns
Write Pulse Width	t ehwh	twp	20	_	_	ns
Write Pulse Width High	twhwl	t wph	20	_	_	ns
Latency Between Read and Write Operations	_	tsr/w	0	_	_	ns
Programming Operation*1	twhwh1	twnwh1	_	6	_	μs
Sector Erase Operation*1, *2	twhwh2	twhwh2	_	0.5	_	S
Vccf Setup Time	_	tvcs	50	_	_	μs
CEf Setup Time to WE	telwl	t cs	0	_	_	ns
ADV Set Up Time to CLK	_	tavsc	4	_	_	ns
ADV Hold Time to CLK	_	t avhc	6	_	_	ns
ADV Setup Time to WE	_	t avsw	4	_	_	ns
ADV Hold Time to WE	_	t avhw	6	_	_	ns
Address Setup Time to CLK	_	tacs	4	_	_	ns
Address Hold Time to CLK	_	t ACH	6	_	_	ns
Address Setup Time to ADV	_	t aas	4	_	_	ns
Address Hold Time to ADV		t aah	6	_	_	ns
WE Low to CLK	_	twlc	0	_	_	ns
ADV High to WE Low	_	t ahwl	5			ns
CLK to WE Low	_	t cwL	5	_	_	ns
Erase Time-out TIme	_	t TOW	50			μs

^{*1 :} Not 100% tested.

Notes: • Does not include the preprogramming time.

- Access Time is from the last of either stable addresses.
- Addresses are latched on the active edge of CLK.

^{*2 :} See the "Erase and Programming Performance" section in "BS12DH" datasheet for more information.

• Erase and Programming Performance

Parameter		Value		Unit	Remarks		
rarameter	Min	Тур	Max	Unit	Remarks		
Sector Erase Time	_	0.5	2	S	Excludes programming prior to erasure		
Word Programming Time	_	6.0	100	μs	Excludes system level overhead		
Chip Programming Time	_	50.3	200	S	Excludes system level overhead		
Erase/Program Cycle	100,000	_	_	cycle			

Notes: • Typical Erase Conditions: T_A = +25°C, Vccf = 1.8 V

• Typical Program Conditions : T_A = +25°C, Vccf = 1.8 V, Data = checker


• Test Conditions :

Output Load: Vccqr =1.65 V to 1.95 V: 30 pF


Input rise and fall times : 5 ns Input pulse levels : 0.0 V to Vccf

Timing measurement reference level : Input: $0.5 \times Vccf$, Output : $0.5 \times Vccf$


• Synchronous Burst Mode Read (Latched By Rising Active CLK)



• Synchronous Burst Mode Read (Latched By Falling Active CLK)




• 8-word Linear Burst




Note: Figure assumes 7 wait states for initial access, synchronous read. D₀ to D₂ in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. See "Requirements for Synchronous (Burst) Read Operation". The Set Configuration Register command sequence has been written with A₁₀ = 1; device will output RY/BY with valid data.

• 8-word Linear Burst with Wrap Around




Note: Figure assumes 7 wait states for initial access, synchronous read. D_0 to D_7 in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 7th address in range (A6). See "Requirements for Synchronous (Burst) Read Operation". The Set Configuration Register command sequence has been written with $A_{18} = 1$; device will output RY/ \overline{BY} with valid data.


• Linear Burst with RY/BY Set One Cycle Before Data




• Burst Suspend




• Burst Suspend prior to Initial Access




• Read Cycle for Continuous Suspend




• Asynchronous Mode Read




• Reset Timings




• Power On/Off Timings (128M Burst Flash)



• Program Operation Timings at Asynchronous Mode (WE latch)




• Program Operation Timings at Asynchronous Mode (ADV latch)



- "In progress" and "complete" refer to status of program operation.
- A22 to A12 are don't care during command sequence unlock cycles.
- CLK is "Don't care".
- Configuration Register is set to Asynchronous mode.
- Addresses are latched on the rising edge of ADV.


• Program Operation Timings at Synchronous Mode (WE latch)




Notes: • PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.

- "In progress" and "complete" refer to status of program operation.
- A22 to A12 are "don't care" during command sequence unlock cycles.
- Configuration Register is set to Synchronous mode.
- Addresses are latched on the first of either the falling edge of WE or active edge of CLK. When "twLc" is not met then ADV/address set up and hold time to CLK will be required.


• Program Operation Timings at Synchronous Mode (CLK latch)



• Chip/Sector Erase Command Sequence




• Data Polling Timings/Toggle Bit Timings (During Embedded Algorithm)



Notes: • Status reads in figure are shown as asynchronous mode.

 VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, and Data Polling will output true data and the toggle bits will stop toggling.


• Synchronous Data Polling Timings/Toggle Bit Timings




Notes: • The timings are similar to synchronous read timings.

- VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, the toggle bits will stop toggling.
- RY/BY is active with data (A₁₈ = 0 in the Burst Mode Configuration Register). When A₁₈ = 1 in the Burst Mode Configuration Register, RY/BY is active one clock cycle before data.

• Example of Wait States Insertion (Non-Handshaking Device)




• Bank-to-Bank Read/Write Cycle Timings



Note: Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" while checking the status of the program or erase operation in the "busy" bank. The system should read status twice to ensure valid information.

■ 128M FCRAM CHARACTERISTICS for MCP

1. State Diagram



Note: Assuming all the parameters specified in "3. AC Characteristics" in "■ 128M FCRAM CHARACTERISTICS for MCP" are satisfied. Refer to "2. Functial Description" and "3. AC Characteristics" for details.

2. Functional Description

This device supports asynchronous page read & normal write operation and synchronous burst read & burst write operation for faster memory access and features three kinds of power down modes for power saving as user configuable option.

• Power-up

It is required to follow the power-up timing to start executing proper device operation. Refer to POWER-UP Timing. After Power-up, the device defaults to asynchronous page read & normal write operation mode with sleep power down feature.

• Configuration Register

The Configuration Register (CR) is used to configure the type of device function among optional features. Each selection of features is set through CR Set sequence after Power-up. If CR Set sequence is not performed after power-up, the device is configured for asynchronous operation with sleep power down feature as default configuration.

• CR Set Sequence

The CR Set requires total 6 read/write operation with unique address. Between each read/write operation requires that device being in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
1st	Read	7FFFFFh (MSB)	Read Data (RDa)
2nd	Write	7FFFFh	RDa
3rd	Write	7FFFFh	RDa
4th	Write	7FFFFh	X
5th	Write	7FFFFh	X
6th	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address (MSB).

The second and third cycle are to write back the data (RDa) read by first cycle. If the second or third cycle is written into the different address, the CR Set is cancelled and the data written by the second or third cycle is valid as a normal write operation.

The forth and fifth cycle is to write to MSB. The data of forth and fifth cycle is don't-care. If the forth or fifth cycle is written into different address, the CR Set is also cancelled but write data may not be written as normal write operation.

The last cycle is to read from specific address key for mode selection. And read data (RDb) is invalid.

Once this CR Set sequence is performed from an initial CR set to the other new CR set, the written data stored in memory cell array may be lost. So, it should perform the CR Set sequence prior to regular read/write operation if necessary to change from default configuration.

Address Key

The address key has the following format.

Address Pin	Register Name	Function	Key	Description	Note
A ₂₂ to A ₂₁	_	_	1	Unused bits must be 1	*1
			00	32M Partial	
Λ 40 Λ	DC	Partial	01	16M Partial	
A ₂₀ to A ₁₉	PS	Size	10	Reserved for future use	*2
			11	Sleep [Default]	
			000	Reserved for future use	*2
			001	Reserved for future use	*2
			010	8 words	
Λ 40 Λ	BL	Burst	011	16 words	
A ₁₈ to A ₁₆	BL	Length	100	Reserved for future use	*2
			101	Reserved for future use	*2
			110	Reserved for future use	*2
			111	Continuous	
Δ.		Mode	0	Synchronous Mode (Burst Read / Write)	*3
A 15	A ₁₅ M		1	Asynchronous Mode[Default] (Page Read / Normal Write)	*4
			000	Reserved for future use	*2
			001	3 clocks	
A ₁₄ to A ₁₂	RL	Read	010	4 clocks	
		Latency	011	5 clocks	
			1xx	Reserved for future use	*2
^	DC	Burst	0	Reserved for future use	*2
A 11	BS	Sequence	1	Sequential	
۸	CVA	Single	0	Burst Read & Burst Write	
A ₁₀	SW	Write	1	Burst Read & Single Write	*5
^	\/_	Valid	0	Falling Clock Edge	
A 9	VE	Clock Edge	1	Rising Clock Edge	
A 8	_	_	1	Unused bits muse be 1	*1
Δ.	MO	Muito Control	0	WE Single Clock Pulse Control without Write Suspend Function	*5
A ₇	WC	Write Control	1	WE Level Control with Write Suspend Function	
A ₆ to A ₀	_	_	1	Unused bits must be 1	*1

^{*1 :} A_{22} , A_{21} , A_{8} , and A_{6} to A_{0} must be all "1" in any cases.

^{*2:} It is prohibited to apply this key.

^{*3:} If M=0, all the registers must be set with appropriate Key input at the same time.

^{*4:} If M=1, PS must be set with appropriate Key input at the same time. Except for PS, all the other key inputs must be "1".

^{*5 :} Burst Read & Single Write is not supported at WE Single Clock Pulse Control.

Power Down

The Power Down is low power idle state controlled by CE2r. CE2r Low drives the device in power down mode and mains low power idle state as long as CE2r is kept low. CE2r High resume the device from power down mode.

This device has three power down modes, Sleep, 16M Partial, and 32M Partial.


The selection of power down mode is set through CR Set sequence. Each mode has following data retention features.


Mode	Data Retention Size	Retention Address
Sleep [default]	No	N/A
16M Partial	16M bit	000000h to 0FFFFh
32M Partial	32M bit	000000h to 1FFFFFh

The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to perform CR Set sequence to set to Sleep mode after power-up in case of asynchronous operation.

• Burst Read/Write Operation

Synchronous burst read/write operation provides faster memory access that synchronized to microcontroller or system bus frequency. Configuration Register Set is required to perform burst read & write operation after power-up. Once CR Set sequence is performed to select synchronous burst mode, the device is configured to synchronous burst read/write operation mode with corresponding RL and BL that is set through CR Set sequence together with operation mode. In order to perform synchronous burst read & write operation, it is required to control new signals, CLK, $\overline{\text{ADV}}$ and $\overline{\text{WAIT}}$ that Low Power SRAMs don't have.





CLK Input Function

The CLK is input signal to synchronize memory to microcontroller or system bus frequency during synchronous burst read & write operation. The CLK input increments device internal address counter and the valid edge of CLK is referred for latency counts from address latch, burst write data latch, and burst read data out. During synchronous operation mode, CLK input must be supplied except for standby state and power down state. CLK is don't care during asynchronous operation.

• ADV Input Function

The \overline{ADV} is input signal to indicate valid address presence on address inputs. It is applicable to synchronous operation as well as asynchronous operation. \overline{ADV} input is active during $\overline{CE}1r = L$ and $\overline{CE}1r = H$ disables \overline{ADV} input. All the address are determined on the positive edge of \overline{ADV} .

During synchronous burst read/write operation, $\overline{ADV} = H$ disables all address inputs. Once \overline{ADV} is brought to High after valid address latch, it is inhibited to bring \overline{ADV} Low until the end of burst or until burst operation is terminated. \overline{ADV} Low pulse is mandatory for synchronous burst read/write operation mode to latch the valid address input.

During asynchronous operation, $\overline{ADV} = H$ also disables all address inputs. \overline{ADV} can be tied to Low during asynchronous operation and it is not necessary to control \overline{ADV} to High.

• WAIT Output Function

The WAIT is output signal to indicate data bus status when the device is operating in synchronous burst mode.

During burst read operation, \overline{WAIT} output is enabled after specified time duration from \overline{OE} = L. \overline{WAIT} output Low indicates data out at next clock cycle is invalid, and \overline{WAIT} output becomes High one clock cycle prior to valid data out. During \overline{OE} read suspend, \overline{WAIT} output doesn't indicate data bus status but carries the same level from previous clock cycle (kept High) except for read suspend on the final data output. If final read data out is suspended, \overline{WAIT} output become high impedance after specified time duration from \overline{OE} = H.


During burst write operation, \overline{WAIT} output is enabled to High level after specified time duration from \overline{WE} = L and kept High for entire write cycles including \overline{WE} write suspend. The actual write data latching starts on the appropriate clock edge with respect to Valid Click Edge, Read Latency and Burst Length. During \overline{WE} write suspend, \overline{WAIT} output doesn't indicate data bus status but carries the same level from previous clock cycle (kept High) except for write suspend on the final data input. If final write data in is suspended, \overline{WAIT} output become high impedance after specified time duration from \overline{WE} = H.

This device doesn't incur additional delay against accrossing device-row boundary or internal refresh orepation. Therefore, the burst operation is always started after fixed latency with respect to Read Latency. And there is no WAITting cycle asserted in the middle of burst operation except for burst suspend by \overline{OE} brought to High or WE brought to High. Thus, once WAIT output is enabled and brought to High, WAIT output keep High level until the end of burst or until the burst operation is terminated.

When the device is operating in asynchronous mode, WAIT output is always in High Impedance.

Latency

Read Latency (RL) is the number of clock cycles between the address being latched and first read data becoming available during synchronous burst read operation. It is set through CR Set sequence after power-up. Once specific RL is set through CR Set sequence, write latency, that is the number of clock cycles between address being latched and first write data being latched, is automatically set to RL-1. The burst operation is always started after fixed latency with respect to Read Latency set in CR.



Address Latch by ADV

The \overline{ADV} indicates valid address presence on address inputs. During synchronous burst read/write operation mode, all the address are determined on the positive edge of \overline{ADV} when $\overline{CE}1r = L$. The specified minimum value of $\overline{ADV} = L$ setup time and hold time against valid edge of clock where RL count begin must be satisfied for appropriate RL counts. Valid address must be determined with specified setup time against either the negative edge of \overline{ADV} or negative edge of $\overline{CE}1r$ whichever comes late. And the determined valid address must not be changed during $\overline{ADV} = L$ period.

• Burst Length


Burst Length is the number of word to be read or write during synchronous burst read/write operation as the result of a single address latch cycle. It can be set on 8, 16 words boundary or continuous for entire address through CR Set sequence. The burst type is sequential that is incremental decoding scheme within a boundary address. Starting from initial address being latched, device internal address counter assign +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (= 0). After completing read data out or write data latch for the set burst length, operation automatically ended except for continuous burst length. When continuous burst length is set, read/write is endless unless it is terminated by the positive edge of $\overline{\text{CE}}1r$.

• Single Write

Single Write is synchronous write operation with Burst Length =1. The device can be configured either to "Burst Read & Single Write" or to "Burst Read & Burst Write" through CR set sequence. Once the device is configured to "Burst Read & Single Write" mode, the burst length for syncronous write operation is always fixed 1 regardless of BL values set in CR, while burst length for read is in accordance with BL values set in CR.

Write Control


The device has two type of WE singal control method, "WE Level Control" and "WE Single Clock Pulse Control", for synchronous write operation. It is configured through CR set sequence.



• Burst Read Suspend

Burst read operation can be suspended by \overline{OE} High pulse. During burst read operation, \overline{OE} brought to High suspends burst read operation. Once \overline{OE} is brought to High with the specified set up time against clock where the data being suspended, the device internal counter is suspended, and the data output become high impedance after specified time duration. It is inhibited to suspend the first data out at the beginning of burst read.

 \overline{OE} brought to Low resumes burst read operation. Once \overline{OE} is brought to Low, data output become valid after specified time duration, and internal address counter is reactivated. The last data out being suspended as the result of \overline{OE} = H and first data out as the result of \overline{OE} = L are the from the same address.




• Burst Write Suspend

Burst write operation can be suspended by $\overline{\text{WE}}$ High pulse. During burst write operation, $\overline{\text{WE}}$ brought to High suspends burst write operation. Once $\overline{\text{WE}}$ is brought to High with the specified set up time against clock where the data being suspended, device internal counter is suspended, data input is ignored. It is inhibited to suspend the first data input at the beginning of burst write.


 $\overline{\text{WE}}$ brought to Low resumes burst write operation. Once $\overline{\text{WE}}$ is brought to Low, data input become valid after specified time duration, and internal address counter is reactivated. The write address of the cycle where data being suspended and the first write address as the result of $\overline{\text{WE}}$ = L are the same address.

Burst write suspend function is available when the device is operating in WE level controlled burst write only.




Burst Read Termination

Burst read operation can be terminated by $\overline{CE}1r$ brought to High. If BL is set on Continuous, burst read operation is continued endless unless terminated by $\overline{CE}1r = H$. It is inhibited to terminate burst read before first data out is completed. In order to guarantee last data output, the specified minimum value of $\overline{CE}1r = L$ hold time from clock edge must be satisfied. After termination, the specified minimum recovery time is required to start new access.



• Burst Write Termination

Burst write operation can be terminated by $\overline{CE}1r$ brought to High. If BL is set on Continuous, burst write operation is continued endless unless terminated by $\overline{CE}1r = H$. It is inhibited to terminate burst write before first data in is completed. In order to guarantee last write data being latched, the specified minimum values of $\overline{CE}1r = L$ hold time from clock edge must be satisfied. After termination, the specified minimum recovery time is required to start new access.



3. AC Characteristics (Under Recommended Operating Conditions unless otherwise noted)

• Asynchronous Read Operation (Page mode)

Parameter		Va	lue	l lmi4	Notes	
Parameter	Symbol	Min	Max	Unit		
Read Cycle Time	t RC	70	1000	ns	*1, *2	
CE1r Access Time	tce	_	70	ns	*3	
OE Access Time	toe	_	40	ns	*3	
Address Access Time	t AA	_	70	ns	*3, *5	
ADV Access Time	t AV		70	ns	*3	
LB, UB Access Time	t BA	_	30	ns	*3	
Page Address Access Time	t PAA	_	20	ns	*3, *6	
Page Read Cycle Time	t PRC	20	1000	ns	*1, *6, *7	
Output Data Hold Time	tон	5	_	ns	*3	
CE1r Low to Output Low-Z	tclz	5	_	ns	*4	
OE Low to Output Low-Z	tolz	0	_	ns	*4	
LB, UB Low to Output Low-Z	t BLZ	0	_	ns	*4	
CE1r High to Output High-Z	t cHZ	_	20	ns	*3	
OE High to Output High-Z	tонz	_	20	ns	*3	
LB, UB High to Output High-Z	t внz	_	20	ns	*3	
Address Setup Time to CE1r Low	tasc	- 5	_	ns		
Address Setup Time to OE Low	taso	10	_	ns		
ADV Low Pulse Width	t vpl	10	_	ns	*8	
Address Hold Time from ADV High	t ahv	5	_	ns		
Address Invalid Time	tax	_	10	ns	*5, *9	
Address Hold Time from CE1r High	t CHAH	-5	_	ns	*10	
Address Hold Time from OE High	t онан	-5	_	ns		
CE1r High Pulse Width	t cp	15	_	ns		

^{*1 :} Maximum value is applicable if $\overline{\text{CE}}1\text{r}$ is kept at Low without change of address input of A₃ to A₂₂. If needed by system operation, please contact local FUJITSU representative for the relaxation of 1µs limitation.

^{*2 :} Address should not be changed within minimum trc.

^{*3 :} The output load 50 pF with 50 Ω termination to Vccqr x 0.5 V.

^{*4 :} The output load 5pF without any other load.

^{*5 :} Applicable to A_3 to A_{22} when $\overline{\text{CE}}1\text{r}$ is kept at Low.

^{*6 :} Applicable only to A₀, A₁ and A₂ when $\overline{\text{CE}}1\text{r}$ is kept at Low for the page address access.

^{*7 :} In case Page Read Cycle is continued with keeping $\overline{CE}1r$ stays Low, $\overline{CE}1r$ must be brought to High within 4 μ s. In other words, Page Read Cycle must be closed within 4 μ s.

^{*8 :} tvpL is specified from the negative edge of either CE1r or ADV whichever comes late.

^{*9 :} Applicable when at least two of address inputs among applicable are switched from previous state.

^{*10:} trc (Min) and tprc (Min) must be satisfied.

• Asynchronous Write Operation

Parameter	Cymhol	Va	Value		Notes
Farameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time	t AS	0	_	ns	*3
ADV Low Pulse Width	t vpl	10	_	ns	*4
Address Hold Time from ADV High	t ahv	5	_	ns	
CE1r Write Pulse Width	tcw	45	_	ns	*3
WE Write Pulse Width	t wp	45	_	ns	*3
LB, UB Write Pulse Width	t _{BW}	45	_	ns	*3
CE1r Write Recovery Time	twrc	15	_	ns	*5
WE Write Recovery Time	t wr	15	1000	ns	*5
LB, UB Write Recovery Time	t BR	15	1000	ns	*5
Data Setup Time	tos	15	_	ns	
Data Hold Time	tон	0	_	ns	
OE High to CE1r Low Setup Time for Write	toncl	-5	_	ns	*6
OE High to Address Setup Time for Write	toes	0	_	ns	*7
LB, UB Write Pulse Overlap	t BWO	30	_	ns	
CE1r High Pulse Width	t cp	15	_	ns	

^{*1 :} Maximum value is applicable if $\overline{\text{CE}}1\text{r}$ is kept at Low without any address change. If the relaxation is needed by system operation, please contact local FUJITSU representative for the relaxation of 1µs limitation.

- *3: Write pulse is defined from High to Low transition of $\overline{CE}1r$, \overline{WE} or \overline{LB} / \overline{UB} , whichever occurs last.
- *4: tvpL is specified from the negative edge of either $\overline{\text{CE}}1\text{r}$ or $\overline{\text{ADV}}$ whichever comes late.
- *5: Write recovery is defined from Low to High transition of $\overline{\text{CE}}1\text{r}$, $\overline{\text{WE}}$ or $\overline{\text{LB}}$ / $\overline{\text{UB}}$, whichever occurs first.
- *6: If \overline{OE} is Low after minimum tohch, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5 ns after \overline{CE} 1r is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum tree is met.
- *7: If \overline{OE} is Low after new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum tro is met and data bus is in High-Z.

^{*2:} Minimum value must be equal or greater than the sum of write pulse (tcw, twp or tbw) and write recovery time (twrc, twr or tbr).

• Synchoronous Operation - Clock Input (Burst mode)

Parameter		Symbol Va		lue	Unit	Notes
		Syllibol	Min	Max	Offic	Notes
	RL = 5		13	_	ns	*1
Clock Period	RL = 4	t cĸ	18	_	ns	*1
	RL = 3		30	_	ns	*1
Clock High Time	Clock High Time		4	_	ns	
Clock Low Time		t ckL	4	_	ns	
Clock Rise/Fall Time		t скт	_	3	ns	*2

^{*1 :} Clock period is defined between valid clock edge.

• Synchronous Operation - Address Latch (Burst mode)

Parameter	Symbol	Value		Unit	Notes	
Farameter	Зушьог	Min	Max	Unit	Notes	
Address Setup Time to ADV Low	t asvl	- 5	_	ns	*1	
Address Setup Time to CE1r Low	t ascl	- 5	_	ns	*1	
Address Hold Time from ADV High	t ahv	5	_	ns		
ADV Low Pulse Width	t vpl	10	_	ns	*2	
ADV Low Setup Time to CLK	tvscк	5	_	ns	*3	
ADV Low Setup Time to CE1r Low	t vLCL	5	_	ns	*1	
CE1 Low Setup Time to CLK	t clck	5	_	ns	*3	
ADV Low Hold Time from CLK	t ckvH	1	_	ns	*3	
Burst End ADV High Hold Time from CLK	t vhvl	13	_	ns		

^{*1:} tascl is applicable if CE1 brought to Low after ADV is brought to Low under the condition where tylcl is satisfied. The both of tascl and tasyl must be satisfied if tylcl is not satisfied.

^{*2 :} Clock rise/fall time is defined between V_{IH} Min and V_{IL} Max.

^{*2:} tvpL is specified from the negative edge of either $\overline{\text{CE}}1$ or $\overline{\text{ADV}}$ whichever comes late.

^{*3:} Applicable to the 1st valid clock edge.

• Synchronous Read Operation (Burst mode)

B		0	Va	lue	1124	Notes
Parameter		Symbol	Min	Max	Unit	Notes
Burst Read Cycle Time		t rcb	_	8000	ns	
CLK Access Time		t AC	_	11	ns	*1
Output Hold Time from CLK		t ckqx	3	_	ns	*1
CE1r Low to WAIT Low		t CLTL	5	20	ns	*1
OE Low to WAIT Low		t oltl	0	20	ns	*1
ADV Low to WAIT Low		t∨LTL	0	20	ns	*1
CLK to WAIT Valid Time		t cktv	_	11	ns	*1
WAIT Valid Hold Time from CLK		t сктх	3	_	ns	*1
CE1r Low to Output Low-Z		t cLZ	5	_	ns	*2
OE Low to Output Low-Z		tolz	0	_	ns	*2
LB, UB Low to Output Low-Z		t BLZ	0	_	ns	*2
CE1r High to Output High-Z		t cHZ	_	20	ns	*1
OE High to Output High-Z		t onz	_	20	ns	*1
LB, UB High to Output High-Z		t BHZ	_	20	ns	*1
CE1r High to WAIT High-Z		t chtz	_	20	ns	*1
OE High to WAIT High-Z		t онтz	_	20	ns	*1
OE Low Setup Time to 1st Data-ou	t	t olq	30	_	ns	
UB, LB Setup Time to 1st Data-out		t BSQ	26	_	ns	*3
OE Setup Time to CLK		t osck	5	_	ns	
OE Hold Time from CLK		t cкoн	5	_	ns	
Burst End CE1r Low Hold Time from CLK		t ckclh	5	_	ns	
Burst End UB, LB Hold Time from CLK		t сквн	5	_	ns	
Burst Terminate Recovery Time	BL = 8,16	t	26	_	ns	*4
Durat Terrimate Necovery Time	BL = Continuous	t тrв	70		ns	*4

^{*1 :} The output load 50 pF with 50 Ω termination to Vccor × 0.5 V.

^{*2:} The output load 5 pF without any other load.

^{*3:} Once they are determined, they must not be changed until the end of burst.

^{*4 :} Defined from the Low to High transition of $\overline{\text{CE}}1\text{r}$ to the High to Low transition of either $\overline{\text{ADV}}$ or $\overline{\text{CE}}1\text{r}$ whichever occurs late.

• Synchronous Write Operation (Burst mode)

Parameter		Consolinat	Va	lue	I I m i f	Natas
Faranneter		Symbol	Min	Max	Unit	Notes
Burst Write Cycle Time		twcв	_	8000	ns	
Data Setup Time to Clock		tosck	5	_	ns	
Data Hold Time from CLK		t DHCK	3	_	ns	
WE Low Setup Time to 1st Data	In	t wld	30	_	ns	
UB, LB Setup Time for Write		t BS	-5	_	ns	*1
WE Setup Time to CLK		twsck	5	_	ns	
WE Hold Time from CLK		t ckwh	5	_	ns	
CE1r Low to WAIT High		t clth	5	20	ns	*2
WE Low to WAIT High		t wlth	0	20	ns	*2
CE1r High to WAIT High-Z		t cHTZ	_	20	ns	*2
WE High to WAIT High-Z		t whtz	_	20	ns	*2
Burst End CE1r Low Hold Time f	rom CLK	t ckclh	5	_	ns	
Burst End CE1r High Setup Time to next CLK		tchck	5	_	ns	
Burst End UB, LB Hold Time from CLK		t сквн	5	_	ns	
Burst Write Recovery Time		t wrb	26		ns	*3
Durat Tarminata Dagguer: Time	BL = 8,16	t _{TRB}	26	_	ns	*4
Burst Terminate Recovery Time	BL = Continuous	t trb	70		ns	*4

^{*1 :} Defined from the valid input edge to the High to Low transition of either \overline{ADV} , $\overline{CE}1r$, or \overline{WE} , whichever occurs last. And once they are determined, they must not be changed until the end of burst.

^{*2 :} The output load 50 pF with 50 Ω termination to Vccor × 0.5 V.

^{*3:} The output load 5 pF without any other load.

^{*4 :} Defined from the valid clock edge where last data-in being latched at the end of burst write to the High to Low transition of either ADV or CE1r whichever occurs late for the next access.

^{*5 :} Defined from the Low to High transition of $\overline{\text{CE}}1\text{r}$ to the High to Low transition of either $\overline{\text{ADV}}$ or $\overline{\text{CE}}1\text{r}$ whichever occurs late for the next access.

• Power Down Parameters

Parameter	Symbol	Va	lue	Unit	Note
Farameter	Symbol	Min	Max	ns ns µs µs	Note
CE2r Low Setup Time for Power Down Entry	t csp	20	_	ns	*1
CE2r Low Hold Time after Power Down Entry	t C2LP	70	_	ns	*1
CE1r High Hold Time following CE2r High after Power Down Exit [SLEEP mode only]	t снн	300	_	μs	*1
CE1r High Hold Time following CE2r High after Power Down Exit [not in SLEEP mode]	tсннр	1	_	μs	*2
CE1r High Setup Time following CE2r High after Power Down Exit	tснs	0		ns	*1

^{*1 :} Applicable also to power-up.

• Other Timing Parameters

Parameter	Symbol	Va	lue	ns ns us us us	Note
Farameter	Symbol	Min	Max		
CE1r High to OE Invalid Time for Standby Entry	t chox	10	_	ns	
CE1r High to WE Invalid Time for Standby Entry	t chwx	10	_	ns	*1
CE2r High Hold Time after Power-up	t _{C2HL}	50	_	μs	
CE1r High Hold Time following CE2r High after Power-up	t chh	300	_	μs	
Input Transition Time (except for CLK)	t⊤	1	25	ns	*2, *3

^{*1:} Some data might be written into any address location if tchwx (Min) is not satisfied.

^{*2 :} Applicable when Partial mode is set.


^{*2:} Except for clock input transition time.

^{*3 :} The Input Transition Time (t_T) at AC testing is shown in below. If actual t_T is longer than specified values, it may violate AC specification of some timing parameters.


• AC Test Conditions

Description		Symbol	Test Setup	Value	Unit	Note
Input High Level		ViH	Vih —		V	
Input Low Level		Vıl	_	Vccar × 0.2	V	
Input Timing Measurement Level		VREF	_	Vccar × 0.5	V	
Input Transition Time	Async.	4_	Between Vı∟ and Vıн	5	ns	
Input Transition Time	Sync.	tτ	Detween VIL and VIH	3	ns	


• AC MEASUREMENT OUTPUT LOAD CIRCUIT




• Asynchronous Read Timing #1-1 (Basic Timing)




• Asynchronous Read Timing #1-2 (Basic Timing)




• Asynchronous Read Timing #2 (OE & Address Access)




• Asynchronous Read Timing #3 (LB / UB Byte Access)




• Asynchronous Read Timing #4 (Page Address Access after CE1r Control Access)







• Asynchronous Write Timing #1-1 (Basic Timing)




• Asynchronous Write Timing #1-2 (Basic Timing)




• Asynchronous Write Timing #2 (WE Control)




• Asynchronous Write Timing #3-1 (WE / \overline{LB} / \overline{UB} Byte Write Control)




• Asynchronous Write Timing #3-2 (WE / LB / UB Byte Write Control)




• Asynchronous Write Timing #3-3 (WE / LB / UB Byte Write Control)



• Asynchronous Write Timing #3-4 (WE / LB / UB Byte Write Control)




• Asynchronous Read / Write Timing #1-1 (CE1r Control)




77


• Asynchronous Read / Write Timing #1-2 (CE1r / WE / OE Control)



• Asynchronous Read / Write Timing #2 (OE, WE Control)




• Asynchronous Read / Write Timing #3 (OE, WE, LB, UB Control)



Notes: • This timing diagram assumes CE2r = H and $\overline{ADV} = L$.

• CE1r can be tied to Low for WE and OE controlled operation.


Clock Input Timing



Notes: • Stable clock input must be required during $\overline{CE}1r = L$.

- tck is defined between valid clock edge.
- tckt is defined between Vih Min and Vil Max.

• Address Latch Timing (Synchronous Mode)



Notes: • Case #1 is the timing when $\overline{CE}1r$ is brought to Low after \overline{ADV} is brought to Low. Case #2 is the timing when \overline{ADV} is brought to Low after $\overline{CE}1r$ is brought to Low.

- tvpl is specified from the negative edge of either $\overline{CE1r}$ or \overline{ADV} whichever comes late. At least one valid clock edge must be input during $\overline{ADV} = L$.
- tvscκ and tclcκ are applied to the 1st valid clock edge during ADV = L.

• Synchronous Read Timing #1 (OE Control) RL=5 CLK $t_{\sf RCB}$ **ADDRESS** Valid Valid tasvl **t**ckvh tckvh $\overline{\mathsf{ADV}}$ t_{VHVL} **t**vpl CE₁r tclck tclck tскон **t**CP OE High $\overline{\mathsf{WE}}$ tСКВН \overline{LB} , \overline{UB} **t**CKTV tонтzWAIT High-Z **t**onz **t**oltl **t**AC **t**AC DQ — High-Z tolz **t**ckqx **t**ckqx Note: This timing diagram assumes CE2r = H, the valid clock edge on rising edge and BL = 8 or 16.

 t_{CLZ}

• Synchronous Read Timing #2 (CE1r Control) RL=5 CLK **t**RCB ADDRESS Valid Valid tasvl tasvl tvsck tvsck **t**ckvh tскvн $\overline{\mathsf{ADV}}$ t_{VHVL} **t**VPL tascl -CE1r $t_{\sf CP}$ tclck tclck tckclh OE High WE tСКВН $\overline{LB}, \overline{UB}$ tCKTV **t**CHTZ tcltl WAIT **t**cLZ **t**CLTL **t**AC **t**cHZ DQ

Note: This timing diagram assumes CE2r = H, the valid clock edge on rising edge and BL = 8 or 16.


tckox

tckox


• Synchronous Read Timing #3 (ADV Control) RL = 5CLK $t_{\sf RCB}$ ADDRESS Valid Valid tasvl tasvl tскvн **t**ckvh ADV t_{VHVL} CE₁r Low OE Low High $\overline{\mathsf{WE}}$ LB, UB **t**cĸτν t_{VLTL} t_{VLTL} WAIT **t**AC **t**AC **t**AC **t**ckqx **t**ckqx Note: This timing diagram assumes CE2r = H, the valid clock edge on rising edge and BL = 8 or 16.

• Synchronous Write Timing #1 (WE Level Control) RL = 5CLK **t**wc_B ADDRESS Valid Valid **t**asvl **t**ckvh **t**ckvh t_{VHVL} $\overline{\mathsf{ADV}}$ tWRB **t**CLCK tascl -CE1r tclck **t**CP High OE tWLD **t**ckwh $\overline{\text{WE}}$ **t**BS **t**ckbh **t**BS LB, UB WAIT -High-Z **t**whtz tWLTH **t**DSCK tosck **t**DSCK DQ **t**DHCK


Note: This timing diagram assumes CE2r = H, the valid clock edge on rising edge and BL = 8 or 16.




• Synchronous Write Timing #3 (ADV Control)




Note: This timing diagram assumes CE2r = H, the valid clock edge on rising edge and BL = 8 or 16.




• Synchronous Read to Write Timing #1 (CE1 Control)




• Synchronous Read to Write Timing #2(ADV Control) RL = 5CLK ADDRESS 7 Valid tCKVH $\overline{\mathsf{ADV}}$ t_{VHVL} CE1r tскон OE tWLD **t**ckwh $\overline{\mathsf{WE}}$ **t**ckbh tBS **t**CKBH LB, UB **t**ohtz WAIT **t**onz tWLTH **t**DSCK **t**DSCK **t**DSCK **t**DSCK DQ **t**ckqx **t**ckqx Note: This timing diagram assumes CE2r = H, the valid clock edge on rising edge and BL = 8 or 16.






• POWER-UP Timing #1




- *1: Vccqr shall be applied and reach the specified minimum level prior to Vccr applied.
- *2: The both of CE1r and CE2r shall be brought to High together with Vccar prior to Vccr applied. Otherwise POWER-UP Timing#2 must be applied for proper operation.
- *3: The tchh specifies after Vccr reaches specified minimum level and applicable to both $\overline{\text{CE}}1\text{r}$ and CE2r.

POWER-UP Timing #2




- *1: Vccor shall be applied and reach specified minimum level prior to Vcc applied.
- *2: The tc2HL specifies from CE2r Low to High transition after Vccr reaches specified minimum level. If CE2r became High prior to Vccr reached specified minimum level, tc2HL is defined from Vccr minimum.
- *3: $\overline{\text{CE}}$ 1r shall be brought to High prior to or together with CE2r Low to High transition.

• POWER DOWN Entry and Exit Timing



Note: This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power-Down program was not performed prior to this reset.


• Standby Entry Timing after Read or Write



Note: Both tchox and tchwx define the earliest entry timing for Standby mode.


If either of timing is not satisfied, it takes tRC (Min) period for Standby mode from CE1r Low to High transition.

• Configuration Register Set Timing #1 (Asynchronous Operation)



- *1: The all address inputs must be High from Cycle #1 to #5.
- *2: The address key must confirm the format specified in FUNCTIONAL DESCRIPTION. If not, the operation and data are not guaranteed.
- *3: After top or the following Cycle #6, the Configuration Register Set is completed and returned to the normal operation. top and the are applicable to returning to asynchronous mode and to synchronous mode respectively.

• WE Configuration Register Set Timing #2 (Synchronous Operation)



Notes: • The all address inputs must be High from Cycle #1 to #5.

- The address key must confirm the format specified in FUNCTIONAL DESCRIPTION. If not, the operation and data are not guaranteed.
- After t_{TRB} following Cycle #6, the Configuration Register Set is completed and returned to the normal operation.

■ PIN CAPACITANCE

Parameter	Symbol	Condition	Value			Unit
			Min	Тур	Max	Offic
Input Capacitance	Cin	VIN = 0	_	_	20.0	pF
Output Capacitance	Соит	Vout = 0	_	_	25.0	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	_	_	25.0	pF

Note: Test conditions T_A = +25°C, f = 1.0 MHz


■ HANDLING OF PACKAGE

Please handle this package carefully since the sides of package create acute angles.

■ CAUTION

- The high voltage (V_{ID}) cannot apply to address pins and control pins except RESET. Exception is when autoselect and sector group protect function are used, then the high voltage (V_{ID}) can be applied to RESET.
- Without the high voltage (V_{ID}) , sector group protection can be achieved by using "Extended Sector Group Protection" command.

■ ORDERING INFORMATION




1.8V-only Read, Program, and Erase

128Mega-bit (8M x 16bit) Burst Flash Memory 1.8V-only Read, Program, and Erase

128 Mega-bit (8M x 16bit) FCRAM 1.8V I/O Supply Voltage 3.0V Core Supply Voltage

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0403 © FUJITSU LIMITED Printed in Japan