



**CYD04S72V**  
**CYD09S72V**  
**CYD18S72V**

## FLEx72™ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM

### Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Family of 4-Mbit, 9-Mbit, and 18-Mbit devices
- Pipelined output mode allows fast operation
- 0.18-micron CMOS for optimum speed and power
- High-speed clock to data access
- 3.3V low power
  - Active as low as 225 mA (typ)
  - Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 484-ball FBGA (1-mm pitch)
- Pb-Free packaging available
- Counter wrap around control
  - Internal mask register controls counter wrap-around
  - Counter-interrupt flags to indicate wrap-around
  - Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion
- Seamless Migration to Next Generation Dual-Port Family

### Functional Description

The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal write pulse width is independent of the duration of the R/W input signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE0}$  or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

The CYD18S72V device have limited features. Please see "Address Counter and Mask Register Operations<sup>[17]</sup>" on page 6" for details.


### Seamless Migration to Next-Generation Dual-Port Family

Cypress offers a migration path for all devices to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details.

Table 1. Product Selection Guide

Density	4-Mbit (64K x 72)	9-Mbit (128K x 72)	18-Mbit (256K x 72)
Part Number	CYD04S72V	CYD09S72V	CYD18S72V
Max. Speed (MHz)	167	167	133
Max. Access Time—Clock to Data (ns)	4.0	4.0	5.0
Typical operating current (mA)	225	270	410
Package	484-ball FBGA 23 mm x 23 mm	484-ball FBGA 23 mm x 23 mm	484-ball FBGA 23 mm x 23 mm

**Logic Block Diagram<sup>[1]</sup>**



**Note:**

1. CYD04S72V have 16 address bits, CYD09S72V have 17 address bits and CYD18S72V have 18 bits.



## Pin Configuration

### 484-ball BGA Top View CYD04S72V/CYD09S72V/CYD18S72V

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
A	NC	DQ61L	DQ59L	DQ57L	DQ54L	DQ51L	DQ48L	DQ45L	DQ42L	DQ39L	DQ36L	DQ36R	DQ39R	DQ42R	DQ45R	DQ48R	DQ51R	DQ54R	DQ57R	DQ59R	DQ61R	NC	
B	DQ63L	DQ62L	DQ60L	DQ58L	DQ55L	DQ52L	DQ49L	DQ46L	DQ43L	DQ40L	DQ37L	DQ37R	DQ40R	DQ43R	DQ46R	DQ49R	DQ52R	DQ55R	DQ58R	DQ60R	DQ62R	DQ63R	
C	DQ65L	DQ64L	VSS	VSS	DQ56L	DQ53L	DQ50L	DQ47L	DQ44L	DQ41L	DQ38L	DQ38R	DQ41R	DQ44R	DQ47R	DQ50R	DQ53R	DQ56R	VSS	VSS	DQ64R	DQ65R	
D	DQ67L	DQ66L	VSS	VSS	VSS	NC <sup>[2,5]</sup>	NC <sup>[2,5]</sup>	VSS	LOWSP DL <sup>[2,4]</sup>	PORTS TD <sup>[2,4]</sup>	NC <sup>[2,5]</sup>	BUSYL <sup>[2,5]</sup>	CNTINT <sup>[10]</sup>	PORTS TD <sup>[2,4]</sup>	NC	NC <sup>[2,5]</sup>	NC <sup>[2,5]</sup>	VSS	VSS	VSS	DQ66R	DQ67R	
E	DQ69L	DQ68L	VDDIO L	VSS	VSS	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VTTL	VTTL	VTTL	VDDIO R	VDDIO R	VDDIO R	VDDIO R	NC	VSS	VDDIO R	DQ68R	DQ69R
F	DQ71L	DQ70L	CE1L <sup>[8]</sup>	CE0L <sup>[9]</sup>	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VCORE	VCORE	VCORE	VCORE	VDDIO R	VDDIO R	VDDIO R	VDDIO R	VDDIO R	CE0R <sup>[9]</sup>	CE1R <sup>[8]</sup>	DQ70R	DQ71R	
G	A0L	A1L	RETL <sup>[2,3]</sup>	BE4L	VDDIO L	VDDIO L	VREFL <sup>[2,4]</sup>	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VREFR <sup>[2,4]</sup>	VDDIO R	VDDIO R	BE4R	RETR <sup>[2,3]</sup>	A1R	A0R	
H	A2L	A3L	WRPL <sup>[2,3]</sup>	BE5L	VDDIO L	VDDIO L	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	VDDIO R	BE5R	WRPR <sup>[2,3]</sup>	A3R	A2R	
J	A4L	A5L	READY L <sup>[2,5]</sup>	BE6L	VDDIO L	VDDIO L	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	VDDIO R	BE6R	READY R <sup>[2,5]</sup>	A5R	A4R	
K	A6L	A7L	NC <sup>[2,5]</sup>	BE7L	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VDDIO R	BE7R	NC <sup>[2,5]</sup>	A7R	A6R	
L	A8L	A9L	CL	OEL	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	OER	CR	A9R	A8R	
M	A10L	A11L	VSS	BE3L	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	BE3R	VSS	A11R	A10R	
N	A12L	A13L	ADSL <sup>[9]</sup>	BE2L	VDDIO L	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	BE2R	ADSR <sup>[9]</sup>	A13R	A12R	
P	A14L	A15L	CNTM SKL <sup>[8]</sup>	BE1L	VDDIO L	VDDIO L	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	VDDIO R	BE1R	CNTM SKR <sup>[8]</sup>	A15R	A14R	
R	A16L <sup>[6]</sup>	A17L <sup>[7]</sup>	CNTEN L <sup>[9]</sup>	BE0L	VDDIO L	VDDIO L	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	VDDIO R	BE0R	CNTEN R <sup>[9]</sup>	A17R <sup>[7]</sup>	A16R <sup>[6]</sup>	
T	A18L <sup>[2,5]</sup>	NC	CNTRS TL <sup>[8]</sup>	INTL	VDDIO L	VDDIO L	VREFL <sup>[2,4]</sup>	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VREFR <sup>[2,4]</sup>	VDDIO R	VDDIO R	INTR	CNTRS TR <sup>[8]</sup>	NC	A18R <sup>[2,5]</sup>
U	DQ35L	DQ34L	RWL	REVL <sup>[2,4]</sup>	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VCORE	VCORE	VCORE	VCORE	VDDIO R	VDDIO R	VDDIO R	VDDIO R	VDDIO R	VDDIO R	REVR <sup>[2,4]</sup>	RWR	DQ34R	DQ35R
V	DQ33L	DQ32L	FTSELL <sup>[2,3]</sup>	VDDIO L	NC	VDDIO L	VDDIO L	VDDIO L	VDDIO L	VTTL	VTTL	VTTL	VDDIO R	VDDIO R	VDDIO R	VDDIO R	VDDIO R	VDDIO R	TRST <sup>[2,9]</sup>	VDDIO R	FTSEL R <sup>[2,3]</sup>	DQ32R	DQ33R
W	DQ31L	DQ30L	VSS	MRST	VSS	NC <sup>[2,5]</sup>	NC <sup>[2,5]</sup>	REVL <sup>[2,4]</sup>	PORTS TD <sup>[2,4]</sup>	CNTINT R <sup>[10]</sup>	BUSYR <sup>[2,5]</sup>	NC <sup>[2,5]</sup>	PORTS TD <sup>[2,4]</sup>	LOWSP DR <sup>[2,4]</sup>	VSS	NC <sup>[2,5]</sup>	NC <sup>[2,5]</sup>	VSS	TDI	TDO	DQ30R	DQ31R	
Y	DQ29L	DQ28L	VSS	VSS	DQ20L	DQ17L	DQ14L	DQ11L	DQ8L	DQ5L	DQ2L	DQ2R	DQ5R	DQ8R	DQ11R	DQ14R	DQ17R	DQ20R	TMS	TCK	DQ28R	DQ29R	
AA	DQ27L	DQ26L	DQ24L	DQ22L	DQ19L	DQ16L	DQ13L	DQ10L	DQ7L	DQ4L	DQ1L	DQ1R	DQ4R	DQ7R	DQ10R	DQ13R	DQ16R	DQ19R	DQ22R	DQ24R	DQ26R	DQ27R	
AB	NC	DQ25L	DQ23L	DQ21L	DQ18L	DQ15L	DQ12L	DQ9L	DQ6L	DQ3L	DQ0L	DQ0R	DQ3R	DQ6R	DQ9R	DQ12R	DQ15R	DQ18R	DQ21R	DQ23R	DQ25R	NC	

**Notes:**

- This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.
- Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.
- Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
- Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- Leave this ball unconnected for a 64K x 72 configuration.
- Leave this ball unconnected for 128K x 72 and 64K x72 configurations.
- These balls are not applicable for CYD18S72V device. They need to be tied to VDDIO.
- These balls are not applicable for CYD18S72V device. They need to be tied to VSS.
- These balls are not applicable for CYD18S72V device. They need to be no connected.

## Pin Definitions

Left Port	Right Port	Description
$A_{0L}-A_{17L}$	$A_{0R}-A_{17R}$	<b>Address Inputs.</b>
$\overline{BE}_{0L}-\overline{BE}_{7L}$	$\overline{BE}_{0R}-\overline{BE}_{7R}$	<b>Byte Enable Inputs.</b> Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.
$\overline{BUSY}_L^{[2,5]}$	$\overline{BUSY}_R^{[2,5]}$	<b>Port Busy Output.</b> When the collision is detected, a $\overline{BUSY}$ is asserted.
$C_L$	$C_R$	<b>Input Clock Signal.</b>
$\overline{CE0}_L^{[9]}$	$\overline{CE0}_R^{[9]}$	<b>Active Low Chip Enable Input.</b>
$CE1_L^{[8]}$	$CE1_R^{[8]}$	<b>Active High Chip Enable Input.</b>
$DQ_{0L}-DQ_{71L}$	$DQ_{0R}-DQ_{71R}$	<b>Data Bus Input/Output.</b>
$\overline{OE}_L$	$\overline{OE}_R$	<b>Output Enable Input.</b> This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.
$\overline{INT}_L$	$\overline{INT}_R$	<b>Mailbox Interrupt Flag Output.</b> The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\overline{INT}_L$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.
$\overline{LowSPD}_L^{[2,4]}$	$\overline{LowSPD}_R^{[2,4]}$	<b>Port Low Speed Select Input.</b> When operating at less than 100 MHz, the $\overline{LowSPD}$ disables the port DLL.
$PORTSTD[1:0]_L^{[2,4]}$	$PORTSTD[1:0]_R^{[2,4]}$	<b>Port Address/Control/Data I/O Standard Select Input.</b>
$R/\overline{W}_L$	$R/\overline{W}_R$	<b>Read/Write Enable Input.</b> Assert this pin LOW to write to, or HIGH to Read from the dual-port memory array.
$\overline{READY}_L^{[2,5]}$	$\overline{READY}_R^{[2,5]}$	<b>Port Ready Output.</b> This signal will be asserted when a port is ready for normal operation.
$CNT/\overline{MSK}_L^{[8]}$	$CNT/\overline{MSK}_R^{[8]}$	<b>Port Counter/Mask Select Input.</b> Counter control input.
$\overline{ADS}_L^{[9]}$	$\overline{ADS}_R^{[9]}$	<b>Port Counter Address Load Strobe Input.</b> Counter control input.
$\overline{CNTEN}_L^{[9]}$	$\overline{CNTEN}_R^{[9]}$	<b>Port Counter Enable Input.</b> Counter control input.
$\overline{CNTRST}_L^{[8]}$	$\overline{CNTRST}_R^{[8]}$	<b>Port Counter Reset Input.</b> Counter control input.
$\overline{CNTINT}_L^{[10]}$	$\overline{CNTINT}_R^{[10]}$	<b>Port Counter Interrupt Output.</b> This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s".
$\overline{WRP}_L^{[2,3]}$	$\overline{WRP}_R^{[2,3]}$	<b>Port Counter Wrap Input.</b> After the burst counter reaches the maximum count, if $\overline{WRP}$ is low, the unmasked counter bits will be set to 0. If high, the counter will be loaded with the value stored in the mirror register.
$\overline{RET}_L^{[2,3]}$	$\overline{RET}_R^{[2,3]}$	<b>Port Counter Retransmit Input.</b> Counter control input.
$\overline{FTSEL}_L^{[2,3]}$	$\overline{FTSEL}_R^{[2,3]}$	<b>Flow-Through Select.</b> Use this pin to select Flow-Through mode. When is de-asserted, the device is in pipelined mode.
$VREF_L^{[2,4]}$	$VREF_R^{[2,4]}$	<b>Port External High-Speed IO Reference Input.</b>
$VDDIO_L$	$VDDIO_R$	<b>Port IO Power Supply.</b>
$REV^{[2,4]}_L$	$REV^{[2,4]}_R$	<b>Reserved pins for future features.</b>
$\overline{MRST}$		<b>Master Reset Input.</b> $\overline{MRST}$ is an asynchronous input signal and affects both ports. A master reset operation is required at power-up.
$\overline{TRST}^{[2,5]}$		<b>JTAG Reset Input.</b>

**Pin Definitions** (continued)

Left Port	Right Port	Description
TMS		<b>JTAG Test Mode Select Input.</b> It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.
TDI		<b>JTAG Test Data Input.</b> Data on the TDI input will be shifted serially into selected registers.
TCK		<b>JTAG Test Clock Input.</b>
TDO		<b>JTAG Test Data Output.</b> TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.
V <sub>SS</sub>		<b>Ground Inputs.</b>
V <sub>CORE</sub> <sup>[11]</sup>		<b>Core Power Supply.</b>
V <sub>TTL</sub>		<b>LVTTTL Power Supply.</b>

**Master Reset**

The FLE<sub>x</sub>72 family devices undergo a complete reset by taking the MRST input LOW. MRST input can switch asynchronously to the clocks. MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the mailbox interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLE<sub>x</sub>72 family devices after power-up.

**Mailbox Interrupts**

The upper two memory locations may be used for message passing and permit communications between ports. Table 2 shows the interrupt operation for both ports using 18 Mbit device as an example. The highest memory location, 3FFFF is the mailbox for the right port and 3FFFE is the mailbox for the left port. Table 2 shows that in order to set the INT<sub>R</sub> flag, a

write operation by the left port to address 3FFFF will assert INT<sub>R</sub> LOW. At least one byte has to be active for a write to generate an interrupt. A valid Read of the 3FFFF location by the right port will reset INT<sub>R</sub> HIGH. At least one byte has to be active in order for a read to reset the interrupt. When one port writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW.

The INT is reset when the owner (port) of the mailbox reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port)

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

**Table 2. Interrupt Operation Example** [1, 12, 13, 14]

Function	Left Port				Right Port			
	R/W <sub>L</sub>	CE <sub>L</sub>	A <sub>0L-17L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	A <sub>0R-17R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	3FFFF	X	X	X	X	L
Reset Right INT <sub>R</sub> Flag	X	X	X	X	H	L	3FFFF	H
Set Left INT <sub>L</sub> Flag	X	X	X	L	L	L	3FFFE	X
Reset Left INT <sub>L</sub> Flag	H	L	3FFFE	H	X	X	X	X

**Notes:**

- 11. This family of Dual-Ports does not use V<sub>CORE</sub>, and these pins are internally NC. The next generation Dual-Port family, the FLE<sub>x</sub>72-E™, will use V<sub>CORE</sub> of 1.5V or 1.8V. Please contact local Cypress FAE for more information.
- 12. CE is internal signal. CE = LOW if CE<sub>0</sub> = LOW and CE<sub>1</sub> = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.
- 13. OE is "Don't Care" for mailbox operation.
- 14. At least one of BE<sub>0</sub> or BE<sub>7</sub> must be LOW.



**Table 3. Address Counter and Counter Mask Register Control Operation (Any Port)** <sup>[15,16]</sup>

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
X	L	X	X	X	X	Master Reset	Reset address counter to all 0s and mask register to all 1s
	H	H	L	X	X	Counter Reset	Reset counter unmasked portion to all 0s
	H	H	H	L	L	Counter Load	Load counter with external address value presented on address lines
	H	H	H	L	H	Counter Readback	Read out counter internal value on address lines
	H	H	H	H	L	Counter Increment	Internally increment address counter value
	H	H	H	H	H	Counter Hold	Constantly hold the address value for multiple clock cycles
	H	L	L	X	X	Mask Reset	Reset mask register to all 1s
	H	L	H	L	L	Mask Load	Load mask register with value presented on the address lines
	H	L	H	L	H	Mask Readback	Read out mask register value on address lines
	H	L	H	H	X	Reserved	Operation undefined

**Address Counter and Mask Register Operations**<sup>[17]</sup>

This section describes the features only apply to 4 Mbit and 9 Mbit devices, not to 18 Mbit device. Each port have a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The **counter register** contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.

The **mask register** value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more “0s” in the most significant bits define the masked region, one or more “1s” in the least significant bits define the unmasked region. Bit 0 may also be “0,” masking the least significant counter bit and causing the counter to increment by two instead of one.

The **mirror register** is used to reload the counter register on increment operations (see “retransmit,” below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Table 3 summarizes the operation of these registers and the required input control signals. The MRST control signal is

**Notes:**

15. X” = “Don’t Care,” “H” = HIGH, “L” = LOW.

16. Counter operation and mask register operation is independent of chip enables.

17. The CYD04S72V has 16 address bits and a maximum address value of FFFF. The CYD09S72V has 17 address bits and a maximum address value of 1FFFF. The CYD18S72V has 18 address bits and a maximum address value of 3FFFF.

asynchronous. All the other control signals in Table 3 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port’s CLK. All these counter and mask operations are independent of the port’s chip enable inputs (CE0 and CE1).

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port’s burst counter is loaded when the port’s address strobe (ADS) and CNTEN signals are LOW. When the port’s CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port’s clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap.

**Counter Reset Operation**

All unmasked bits of the counter and mirror registers are reset to “0.” All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

**Counter Load Operation**

The address counter and mirror registers are both loaded with the address value presented at the address lines.

### Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a “1” for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are “1,” the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being “1s,” a counter interrupt flag ( $\overline{\text{CNTINT}}$ ) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting  $\overline{\text{CNTINT}}$  to  $\overline{\text{CNTRST}}$ .<sup>[18]</sup> An increment that results in one or more of the unmasked bits of the counter being “0” will de-assert the counter interrupt flag. The example in *Figure 2* shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit “0” as the LSB and bit “16” as the MSB. The maximum value the mask register can be loaded with is 1FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count.  $\overline{\text{CNTINT}}$  is issued when the counter reaches its maximum value.

### Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

### Counter Interrupt

The counter interrupt ( $\overline{\text{CNTINT}}$ ) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all “1s.” It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

### Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be

**Note:**

18.  $\overline{\text{CNTINT}}$  and  $\overline{\text{CNTRST}}$  specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.

valid  $t_{\text{CA}2}$  after the next rising edge of the port's clock. If address readback occurs while the port is enabled ( $\overline{\text{CE}0}$  LOW and  $\overline{\text{CE}1}$  HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

### Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal “mirror register” is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this “mirror register.” If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the “mirror register.” Thus, the repeated access of the same data is allowed without the need for any external logic.

### Mask Reset Operation

The mask register is reset to all “1s,” which unmask every bit of the counter. Master reset (MRST) also resets the mask register to all “1s.”

### Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form  $2^n - 1$  or  $2^n - 2$ . From the most significant bit to the least significant bit, permitted values have zero or more “0s,” one or more “1s,” or one “0.” Thus 1FFFF, 003FE, and 00001 are permitted values, but 1FOFF, 003FC, and 00000 are not.

### Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid  $t_{\text{CM}2}$  after the next rising edge of the port's clock. If mask readback occurs while the port is enabled ( $\overline{\text{CE}0}$  LOW and  $\overline{\text{CE}1}$  HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

### Counting by Two

When the least significant bit of the mask register is “0,” the counter increments by two. This may be used to connect the x72 devices as a 144-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 144-bit data in even memory locations, and the other half in odd memory locations.




Figure 1. Counter, Mask, and Mirror Logic Block Diagram<sup>[1]</sup>






Figure 2. Programmable Counter-Mask Register Operation<sup>[1, 19]</sup>

## IEEE 1149.1 Serial Boundary Scan (JTAG)<sup>[20]</sup>

The FLE<sub>x</sub>72 incorporates an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the FLE<sub>x</sub>72 family and may be performed while the device is operating. An MRST must be performed on the FLE<sub>x</sub>72 after power-up.

### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the FLE<sub>x</sub>72 in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

#### Notes:


19. The "X" in this diagram represents the counter upper bits.

20. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.

## Boundary Scan Hierarchy for FLE<sub>x</sub>72 Family

Internally, the CYD04S72V and CYD09S72V have two DIEs while CYD18S72V have four DIEs. Each DIE contains all the circuitry required to support boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuitry and operation of the DIE boundary scan are described in detail below. The scan chain of each DIE is connected serially to form the scan chain of the FLE<sub>x</sub>72 family as shown in Figure 3. TMS and TCK are connected in parallel to each DIE to drive all 4 TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the others.

Each pin of FLE<sub>x</sub>72 family is typically connected to multiple DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSDL file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment. Further information can be found in the Cypress application note *Using JTAG Boundary Scan For System In a Package (SIP) Dual-Port SRAMs*.



**Figure 3. Scan Chain**

**Table 4. Identification Register Definitions**

Instruction Field	Value	Description
Revision Number(31:28)	0h	Reserved for version number
Cypress Device(27:12)	C002h	Defines Cypress DIE number for CYD18S72V and CYD09S72V
	C001h	Defines Cypress DIE number for CYD04S72V
Cypress JDEC ID(11:1)	034h	Allows unique identification of FLEx72 family device vendor
ID Register Presence (0)	1	Indicates the presence of an ID register

**Table 5. Scan Registers Sizes**

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n <sup>[21]</sup>

**Table 6. Instruction Identification Codes**

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO
BYPASS	1111	Places the BYR between TDI and TDO
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO
HIGHZ	0111	Places BYR between TDI and TDO. Forces all FLEx72 output drivers to a High-Z state
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above

**Note:**

21. See details in the device BSDL files.



**Maximum Ratings**<sup>[22]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to + 150°C
- Ambient Temperature with Power Applied.....-55°C to + 125°C
- Supply Voltage to Ground Potential ..... -0.5V to + 4.6V
- DC Voltage Applied to Outputs in High-Z State.....-0.5V to V<sub>DD</sub> + 0.5V
- DC Input Voltage.....-0.5V to V<sub>DD</sub> + 0.5V<sup>[23]</sup>

- Output Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage..... > 2000V (JEDEC JESD22-A114-2000B)
- Latch-up Current..... > 200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>CORE</sub> <sup>[11]</sup>
Commercial	0°C to +70°C	3.3V ± 165 mV	1.8V ± 100 mV
Industrial	-40°C to +85°C	3.3V ± 165 mV	1.8V ± 100 mV

**Electrical Characteristics** Over the Operating Range



Parameter	Description	Part No.	-167			-133			-100			Unit
			Min.	Typ	Max	Min.	Typ	Max	Min.	Typ	Max	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>DD</sub> = Min., I <sub>OH</sub> = -4.0 mA)		2.4			2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (V <sub>DD</sub> = Min., I <sub>OL</sub> = +4.0 mA)				0.4			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0			2.0			2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8			0.8			0.8	V
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10		10	-10		10	µA
I <sub>IX1</sub>	Input Leakage Current Except TDI, TMS, MRST		-10		10	-10		10	-10		10	µA
I <sub>IX2</sub>	Input Leakage Current TDI, TMS, MRST		-0.1		1.0	-0.1		1.0	-0.1		1.0	mA
I <sub>CC</sub>	Operating Current (V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA), Outputs Disabled	CYD04S72V		225	300		225	300				mA
		CYD09S72V		406	580		350	500				
		CYD18S72V					410	580		315	450	mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level) CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	CYD04S72V		90	115		90	115				mA
		CYD09S72V		105	150		105	150				
I <sub>SB2</sub>	Standby Current (One Port TTL Level) CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	CYD04S72V		160	210		160	210				mA
		CYD09S72V		266	380		266	380				
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level) CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>DD</sub> - 0.2V, f = 0	CYD04S72V CYD09S72V		55	75		55	75				mA
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	CYD04S72V		160	210		160	210				mA
		CYD09S72V		224	320		224	320				
I <sub>SB5</sub>	Operating Current (V <sub>DDIO</sub> = Max, I <sub>out</sub> = 0 mA, f = 0) Outputs Disabled	CYD18S72V						75			75	mA
I <sub>CORE</sub> <sup>[11]</sup>	Core Operating Current for (V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA), Outputs Disabled			0	0		0	0		0	0	mA

**Notes:**  
 22. The voltage on any input or I/O pin can not exceed the power pin during power-up.  
 23. Pulse width < 20 ns.

**Capacitance**<sup>[24]</sup>

Part#	Parameter	Description	Test Conditions	Max	Unit
CYD04S72V CYD09S72V	C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>DD</sub> = 3.3V	20	pF
	C <sub>OUT</sub>	Output Capacitance		10 <sup>[25]</sup>	pF
CYD18S72V	C <sub>IN</sub>	Input Capacitance		40	pF
	C <sub>OUT</sub>	Output Capacitance		20	pF

**AC Test Load and Waveforms**



**Switching Characteristics** Over the Operating Range

Parameter	Description	-167		-133				-100		Unit
		CYD04S72V CYD09S72V		CYD04S72V CYD09S72V		CYD18S72V		CYD18S72V		
		Min.	Max	Min.	Max	Min.	Max	Min.	Max	
f <sub>MAX2</sub>	Maximum Operating Frequency		167		133		133		100	MHz
t <sub>CYC2</sub>	Clock Cycle Time	6.0		7.5		7.5		10		ns
t <sub>CH2</sub>	Clock HIGH Time	2.7		3.0		3.4		4.5		ns
t <sub>CL2</sub>	Clock LOW Time	2.7		3.0		3.4		4.5		ns
t <sub>R</sub> <sup>[26]</sup>	Clock Rise Time		2.0		2.0		2.0		3.0	ns
t <sub>F</sub> <sup>[26]</sup>	Clock Fall Time		2.0		2.0		2.0		3.0	ns
t <sub>SA</sub>	Address Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HA</sub>	Address Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SB</sub>	Byte Select Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HB</sub>	Byte Select Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SC</sub>	Chip Enable Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HC</sub>	Chip Enable Hold Time	0.6		0.6		NA		NA		ns
t <sub>SW</sub>	R/W Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HW</sub>	R/W Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SD</sub>	Input Data Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HD</sub>	Input Data Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SAD</sub>	ADS Set-up Time	2.3		2.5		NA		NA		ns

**Notes:**

- 24. C<sub>OUT</sub> also references C<sub>I/O</sub>.
- 25. Except INT and CNTINT which are 20 pF.
- 26. Except JTAG signal (t<sub>R</sub> and t<sub>F</sub> < 10 ns max).



**Switching Characteristics** Over the Operating Range (continued)

Parameter	Description	-167		-133				-100		Unit
		CYD04S72V CYD09S72V		CYD04S72V CYD09S72V		CYD18S72V		CYD18S72V		
		Min.	Max	Min.	Max	Min.	Max	Min.	Max	
t <sub>HAD</sub>	ADS Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCN</sub>	CNTEN Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCN</sub>	CNTEN Hold Time	0.6		0.6		NA		NA		ns
t <sub>SRST</sub>	CNTRST Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HRST</sub>	CNTRST Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCM</sub>	CNT/MSK Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCM</sub>	CNT/MSK Hold Time	0.6		0.6		NA		NA		ns
t <sub>OE</sub>	Output Enable to Data Valid		4.0		4.4		5.5		5.5	ns
t <sub>OLZ</sub> <sup>[27, 28]</sup>	OE to Low Z	0		0		0		0		ns
t <sub>OHZ</sub> <sup>[27, 28]</sup>	OE to High Z	0	4.0	0	4.4	0	5.5	0	5.5	ns
t <sub>CD2</sub>	Clock to Data Valid		4.0		4.4		5.0		5.2	ns
t <sub>CA2</sub>	Clock to Counter Address Valid		4.0		4.4		NA		NA	ns
t <sub>CM2</sub>	Clock to Mask Register Readback Valid		4.0		4.4		NA		NA	ns
t <sub>DC</sub>	Data Output Hold After Clock HIGH	1.0		1.0		1.0		1.0		ns
t <sub>CKHZ</sub> <sup>[27, 28]</sup>	Clock HIGH to Output High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t <sub>CKLZ</sub> <sup>[27, 28]</sup>	Clock HIGH to Output Low Z	1.0	4.0	1.0	4.4	1.0	4.7	1.0	5.0	ns
t <sub>SINT</sub>	Clock to INT Set Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>RINT</sub>	Clock to INT Reset Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>SCINT</sub>	Clock to CNTINT Set Time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
t <sub>RCINT</sub>	Clock to CNTINT Reset time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
<b>Port to Port Delays</b>										
t <sub>CCS</sub>	Clock to Clock Skew	5.2		6.0		5.7		8.0		ns
<b>Master Reset Timing</b>										
t <sub>RS</sub>	Master Reset Pulse Width	5.0		5.0		5.0		5.0		cycles
t <sub>RSS</sub>	Master Reset Set-up Time	6.0		6.0		6.0		8.5		ns
t <sub>RSR</sub>	Master Reset Recovery Time	5.0		5.0		5.0		5.0		cycles
t <sub>RSF</sub>	Master Reset to Outputs Inactive		10.0		10.0		10.0		10.0	ns
t <sub>RSCNTINT</sub>	Master Reset to Counter Interrupt Flag Reset Time		10.0		10.0		NA		NA	ns


**Notes:**

- 27. This parameter is guaranteed by design, but is not production tested.
- 28. Test conditions used are Load 2.

### JTAG Timing Characteristics


Parameter	Description	CYD04S72V CYD09S72V CYD18S72V		Unit
		-167/-133/-100		
		Min.	Max	
$f_{JTAG}$	Maximum JTAG TAP Controller Frequency		10	MHz
$t_{TCYC}$	TCK Clock Cycle Time	100		ns
$t_{TH}$	TCK Clock HIGH Time	40		ns
$t_{TL}$	TCK Clock LOW Time	40		ns
$t_{TMSS}$	TMS Set-up to TCK Clock Rise	10		ns
$t_{TMSH}$	TMS Hold After TCK Clock Rise	10		ns
$t_{TDIS}$	TDI Set-up to TCK Clock Rise	10		ns
$t_{TDIH}$	TDI Hold After TCK Clock Rise	10		ns
$t_{TDOV}$	TCK Clock LOW to TDO Valid		30	ns
$t_{TDOX}$	TCK Clock LOW to TDO Invalid	0		ns

### Switching Waveforms




## Switching Waveforms (continued)

### Master Reset



### Read Cycle<sup>[12, 29, 30, 31, 32]</sup>



#### Notes:

29.  $\overline{OE}$  is asynchronously controlled; all other inputs (excluding  $\overline{MRST}$  and JTAG) are synchronous to the rising clock edge.


30. ADS = CNTEN = LOW, and  $\overline{MRST}$  = CNTRST = CNT/MSK = HIGH.

31. The output is disabled (high-impedance state) by  $\overline{CE} = V_{IH}$  following the next rising edge of the clock.


32. Addresses do not have to be accessed sequentially since ADS = CNTEN =  $V_{IL}$  with CNT/MSK =  $V_{IH}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

Switching Waveforms (continued)

Bank Select Read<sup>[33, 34]</sup>



Read-to-Write-to-Read ( $\overline{OE} = \text{LOW}$ )<sup>[32, 35, 36, 37, 38]</sup>




Notes:

- 33. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLEx72 device from this data sheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
- 34.  $\overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE7} = \overline{OE} = \text{LOW}$ ;  $\overline{MRST} = \overline{CNTRST} = \overline{CNT/MSK} = \text{HIGH}$ .
- 35. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
- 36. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
- 37.  $\overline{CE}_0 = \overline{OE} = \overline{BE0} - \overline{BE7} = \text{LOW}$ ;  $\overline{CE}_1 = \overline{R/W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
- 38.  $\overline{CE}_0 = \overline{BE0} - \overline{BE7} = \overline{R/W} = \text{LOW}$ ;  $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$ . When R/W first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.




**Switching Waveforms** (continued)

**Read-to-Write-to-Read ( $\overline{OE}$  Controlled)**<sup>[32, 35, 37, 38]</sup>




**Read with Address Counter Advance**<sup>[37]</sup>




**Switching Waveforms** (continued)

**Write with Address Counter Advance** [38]



## Switching Waveforms (continued)

### Counter Reset [39, 40]




**Notes:**

39.  $\overline{CE}_0 = \overline{BE}_0 - \overline{BE}_7 = \text{LOW}$ ;  $CE_1 = \overline{MRST} = \text{CNT}/\overline{\text{MSK}} = \text{HIGH}$ .

40. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

**Switching Waveforms** (continued)

**Readback State of Address Counter or Mask Register**<sup>[41, 42, 43, 44]</sup>




**Notes:**

- 41.  $\overline{CE}_0 = \overline{OE} = \overline{BE}_0 - \overline{BE}_7 = \text{LOW}$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
- 42. Address in output mode. Host must not be driving address bus after t<sub>CKLZ</sub> in next clock cycle.
- 43. Address in input mode. Host can drive address bus after t<sub>CKHZ</sub>.
- 44. An \* is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.

**Switching Waveforms** (continued)

**Left\_Port (L\_Port) Write to Right\_Port (R\_Port) Read**<sup>[45, 46, 47]</sup>




**Notes:**


- 45.  $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \overline{BE}_0 - \overline{BE}_7 = \text{LOW}$ ;  $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$ .
- 46. This timing is valid when one port is writing, and other port is reading the same location at the same time. If  $t_{CCS}$  is violated, indeterminate data will be Read out.
- 47. If  $t_{CCS} <$  minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) only  $(2 * t_{CYC2} + t_{CD2})$  after the rising edge of R\_Port's clock. If  $t_{CCS} \geq$  minimum specified value, then R\_Port will Read the most recent data (written by L\_Port)  $(t_{CYC2} + t_{CD2})$  after the rising edge of R\_Port's clock.

## Switching Waveforms (continued)

### Counter Interrupt and Retransmit<sup>[48, 49, 50, 51, 52]</sup>



### Mailbox Interrupt Timing<sup>[53, 54, 55, 56, 57]</sup>



#### Notes:

48.  $\overline{CE_0} = \overline{OE} = \overline{BE_0} - \overline{BE_7} = \text{LOW}$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
49. CNTINT is always driven.
50. CNTINT goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
51. The mask register assumed to have the value of 1FFFFh.
52. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.
53.  $\overline{CE_0} = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \text{LOW}$ ;  $CE_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$ .
54. Address "1FFFF" is the mailbox location for R\_Port.
55. L\_Port is configured for Write operation, and R\_Port is configured for Read operation.
56. At least one byte enable (B0 – B3) is required to be active during interrupt operations.
57. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.



**Table 7. Read/Write and Enable Operation (Any Port)** [1, 15, 58, 59, 60]

Inputs					Outputs	Operation
$\overline{OE}$	CLK	$\overline{CE}_0$	$CE_1$	$\overline{R/W}$	DQ <sub>0</sub> – DQ <sub>71</sub>	
X		H	X	X	High-Z	Deselected
X		X	L	X	High-Z	Deselected
X		L	H	L	D <sub>IN</sub>	Write
L		L	H	H	D <sub>OUT</sub>	Read
H	X	L	H	X	High-Z	Outputs Disabled

**Ordering Information**

256K × 72 (18-Mbit) 3.3V Synchronous CYD18S72V Dual-Port SRAM				
Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CYD18S72V-133BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-133BBXC	BB484	484-ball Pb-Free Ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-133BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial
100	CYD18S72V-100BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-100BBXC	BB484	484-ball Pb-Free Ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-100BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial
	CYD18S72V-100BBXI	BB484	484-ball Pb-Free Ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial

**128K × 72 (9-Mbit) 3.3V Synchronous CYD09S72V Dual-Port SRAM**

167	CYD09S72V-167BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
133	CYD09S72V-133BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD09S72V-133BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial

**64K × 72 (4-Mbit) 3.3 Synchronous CYD04S72V Dual-Port SRAM**


167	CYD04S72V-167BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
133	CYD04S72V-133BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD04S72V-133BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial

**Notes:**

- 58.  $\overline{OE}$  is an asynchronous input signal.
- 59. When  $\overline{CE}$  changes state, deselection and Read happen after one cycle of latency.
- 60.  $\overline{CE}_0 = \overline{OE} = \text{LOW}$ ;  $CE_1 = \overline{R/W} = \text{HIGH}$ .

**Package Diagram**

**484-ball FBGA (23 mm x 23 mm x 1.6 mm) BB484**



REFERENCE JEDEC MO-192  
 Package Weight - 1.3 grams

FLEx72 and FLEx72-E are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.





Document History Page

Document Title: FLE <sub>x</sub> 72™ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Document Number: 38-06069				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	125859	06/17/03	SPN	New Data Sheet
*A	128707	08/01/03	SPN	Added -133 speed bin Updated spec values for I <sub>CC</sub> , t <sub>HA</sub> , t <sub>HB</sub> , t <sub>HW</sub> , t <sub>HD</sub> Added new parameter I <sub>CC1</sub> Added bank select read and read to write to read ( $\overline{OE}$ =low) timing diagrams
*B	128997	09/18/03	SPN	Updated spec values for t <sub>OE</sub> , t <sub>OHZ</sub> , t <sub>CH2</sub> , t <sub>CL2</sub> , t <sub>HA</sub> , t <sub>HB</sub> , t <sub>HW</sub> , t <sub>HD</sub> , I <sub>CC</sub> , I <sub>SB5</sub> , t <sub>SA</sub> , t <sub>SB</sub> , t <sub>sw</sub> , t <sub>SD</sub> , t <sub>CD2</sub> Updated read to write ( $\overline{OE}$ =low) timing diagram Updated Master Reset values for t <sub>RS</sub> , t <sub>RSR</sub> , t <sub>RSF</sub> Updated pinout Updated V <sub>CORE</sub> voltage range
*C	129936	09/30/03	SPN	Updated package diagram Updated t <sub>CD2</sub> value on first page Removed Preliminary status
*D	233830	See ECN	WWZ	Added 4 Mbit and 9 Mbit x72 devices into the data sheet with updated pinout, pin description table, power table, and timing table Changed title Added Preliminary status to reflect the addition of 4 Mbit and 9 Mbit devices Removed FLE <sub>x</sub> 72-E from the document Added counter related functions for 4 Mbit and 9 Mbit Removed standard JTAG description Updated block diagram Updated pinout with $\overline{FTSEL}$ and one more PORTSTD pins per port Updated t <sub>RSF</sub> of CYD18S72V value
*E	288892	See ECN	WWZ	Change pinout D15 from REV[2,4] to VSS to reflect SC pin removal
*F	327355	See ECN	AEQ	Changed pinout K3 from NC to NC[2,5] Changed pinout K20 from NC to NC[2,5] Changed pinout D15 from VSS to NC Changed pinout D8 and M3 from REVL[2,4] to VSS Changed pinout M20 and W15 from REVR[2,4] to VSS
*G	345735	See ECN	PCX	VREF Pin Definition Updated Added Pb-Free Part Ordering Informations
*H	360316	See ECN	YDT	Added note for V <sub>CORE</sub> Changed notes for PORTSTD to VSS Changed ICC, ISB1, ISB2 and ISB4 number for CYD09S72V per PE request
*I	460454	See ECN	YDT	Changed CYDxxS72AV to CYDxxS72V (rev. A not implemented)