## UCS-5822H HERMETIC BIMOS II 8-BIT, SERIAL-INPUT, LATCHED DRIVER

#### **MIL-STD-883** Compliant


#### **FEATURES**

- 3.3 MHz Minimum Data Input Rate
- High-Voltage Current-Sink Outputs
- CMOS, PMOS, NMOS, TTL Compatible
- Low-Power CMOS Logic and Latches
- Internal Pull-Up/Pull-Down Resistors
- Hermetically Sealed Packages to MIL-M-38510
- High-Reliability Screening to MIL-STD-883, Class B

Intended for military, aerospace, and related applications. The UCS-5822H 8-bit, serial-input, latched driver combines bipolar Darlington drivers with MOS logic circuitry (BiMOS) to provide an interface flexibility beyond the reach of standard logic buffers and power driver arrays.

BiMOS II devices have considerably better data input rates than the original BiMOS circuits. With a 5 V supply, they typically operate above 5 MHz. With a 12 V supply, significantly higher speeds are obtained.

Each driver contains a CMOS shift register and associated latches designed for operation over a 5 V to 15 V supply-voltage range. High-impedance inputs cause minimal loading of data lines and are compatible with standard CMOS, PMOS, and NMOS logic. When used with standard TTL or Schottky TTL, appropriate pull-up resistors may be required to ensure an input-logic high. The CMOS serial-data output alows cascading these devices for interface applications requiring additional drive lines.



Dwg. No. A-11,388B

The eight high-current bipolar outputs can drive multiplexed LED displays, incandescent lamps, thermal print heads, and (with appropriate clamping techniques) relays, solenoids and other high-power inductive loads. Under normal operating conditions, and without heat sinking, these devices can sustain 200 mA per output at 50°C at a 42% duty cycle. Other combinations of number of conducting outputs, temperature, and duty cycle are shown on the following page.


The UCS-5822H is furnished in 16-pin side-brazed dual in-line hermetic packages. Reverse-bias burnin and 100% high-reliability screening to MIL-STD-883, class B are standard.

# ABSOLUTE MAXIMUM RATINGS at $+25^{\circ}\text{C}$ Free-Air Temperature and $V_{sc}=0$ V

Output Voltage, V <sub>OUT</sub>
Logic Supply Voltage, V <sub>DD</sub>
Input Voltage Range, $V_{IN}$
Continuous Output Current, I <sub>OUT</sub>
Package Power Dissipation, P <sub>D</sub>
Operating Temperature Range, T <sub>A</sub>
Storage Temperature Range, Ts


Caution: Sprague CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE




Dwg. No. A-11,677


#### **FUNCTIONAL BLOCK DIAGRAM**



#### TYPICAL INPUT CIRCUITS



#### TYPICAL OUTPUT DRIVER



### ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{DD} = 5$ V, $V_{SS} = 0$ V (unless otherwise specified)

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	$V_{\text{OUT}} = 80 \text{ V}$	_	50	μΑ
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>out</sub> = 100 mA		1.1	٧
		I <sub>OUT</sub> = 200 mA	_	1.3	٧
		$I_{OUT} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	_	1.6	٧
Input Voltage	V <sub>IN(0)</sub>		_	0.8	٧
	V <sub>IN(1)</sub>	$V_{DD} = 12 \text{ V}$	10.5	_	٧
		V <sub>DD</sub> = 5.0 V (See Note)	3.5		٧
Input Resistance	R <sub>IN</sub>	$V_{DD} = 12 \text{ V}$	50	_	kΩ
		$V_{DD} = 10 \text{ V}$	50		kΩ
		$V_{DD} = 5.0 \text{ V}$	50	_	kΩ
Supply Current	DD(ON)	One driver ON, $V_{STROBE} = V_{DD} = 12 \text{ V}$	_	4.5	mA
		One driver ON, $V_{STROBE} = V_{DD} = 10 \text{ V}$	_	3.9	mA
		One driver ON, $V_{STROBE} = V_{DD} = 5.0 \text{ V}$	_	2.4	mA
	I <sub>DD(OFF)</sub>	$V_{\text{ENABLE}} = V_{\text{STROBE}} = V_{\text{DD}} = 5.0 \text{ V}$	_	1.6	mA
		$V_{\text{enable}} = V_{\text{strobe}} = V_{\text{dd}} = 12 \text{ V}$		2.9	mA

## ELECTRICAL CHARACTERISTICS at $T_A = -55^{\circ}$ C, $V_{DD} = 5$ V, $V_{SS} = 0$ V (unless otherwise specified)

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	$V_{out} = 80 V$		50	μΑ
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	$I_{OUT} = 100 \text{ mA}$	_	1.3	٧
		I <sub>out</sub> = 200 mA		1.5	V
		$I_{out} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$		1.8	٧
Input Voltage	V <sub>IN(0)</sub>		_	0.8	٧
	V <sub>IN(1)</sub>	$V_{DD} = 12 V$	10.5		٧
		V <sub>DD</sub> = 5.0 V (See Note)	3.5		٧
Input Resistance	R <sub>IN</sub>	$V_{DD} = 12 V$	35	_	kΩ
		$V_{00} = 10 \text{ V}$	35		kΩ
		$V_{DD} = 5.0 \text{ V}$	35		kΩ
Supply Current	I <sub>DD(ON)</sub>	One driver ON, $V_{STROBE} = V_{DD} = 12 V$	T —	5.5	mA
		One driver ON, $V_{STROBE} = V_{DD} = 10 \text{ V}$		4.5	mA
		One driver ON, $V_{STROBE} = V_{DD} = 5.0 \text{ V}$		3.0	mA
	I <sub>DD(OFF)</sub>	$V_{\text{enable}} = V_{\text{strobe}} = V_{\text{dd}} = 5.0 \text{ V}$	<u> </u>	2.0	mA
		$V_{\text{ENABLE}} = V_{\text{STROBE}} = V_{\text{DO}} = 12 \text{ V}$		3.5	mA


## ELECTRICAL CHARACTERISTICS at $T_A = +125$ °C, $V_{DD} = 5$ V, $V_{SS} = 0$ V (unless otherwise specified)

	1		L	Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	$V_{\text{out}} = 80 \text{ V}$		500	μΑ
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	$I_{\text{OUT}} = 100 \text{ mA*}$		1.3	٧
		I <sub>out</sub> = 200 mA*		1.5	٧
		$I_{OUT} = 350 \text{ mA*}, V_{DD} = 7.0 \text{ V}$	_	1.8	٧
Input Voltage	V <sub>IN(0)</sub>			0.8	V
	V <sub>IN(1)</sub>	$V_{DD} = 12 V$	10.5	_	٧
		V <sub>DD</sub> = 5.0 V (See Note)	3.5		٧
Input Resistance	R <sub>IN</sub>	$V_{DD} = 12 V$	50		kΩ
		$V_{DD} = 10 \text{ V}$	50	_	kΩ
		$V_{DD} = 5.0 \text{ V}$	50		kΩ
Supply Current	I <sub>DD(ON)</sub>	One driver ON, $V_{STROBE} = V_{DD} = 12 V$	_	4.5	mA
		One driver ON, $V_{STROBE} = V_{DD} = 10 \text{ V}$	_	3.9	mA
		One driver ON, $V_{STROBE} = V_{DD} = 5.0 \text{ V}$		2.4	mA
	I <sub>DD(OFF)</sub>	$V_{\text{ENABLE}} = V_{\text{STROBE}} = V_{\text{DD}} = 5.0 \text{ V}$		1.6	mA
		$V_{\text{enable}} = V_{\text{STROBE}} = V_{\text{DD}} = 12 \text{ V}$	_	2.9	mA

\*Pulsed test

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to ensure an input-logic high.

Number of Outputs ON	Max. Allowable Duty Cycle at $V_{DD} = 5 \text{ V}$ and $T_A$ of:			
$(I_{OUT} = 200 \text{ mA})$	+ 25°C	+ 50°C	+ 85°C	
8	50%	42%	18%	
7	63%	48%	21%	
6	74%	56%	25%	
5	88%	67%	30%	
4	100%	84%	37%	
3	100%	100%	50%	
2	100%	100%	75%	
1	100%	100%	100%	



#### TIMING CONDITIONS

 $(T_A = +25^{\circ}C, Logic Levels are V_{DD} and V_{SS})$ 

	$V_{DD} = 5.0 V$
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	. 75 ns
B. Minimum Data Active Time After Clock Pulse (Data Hold Time)	. 75 ns
C. Minimum Data Pulse Width	. 150 ns
D. Minimum Clock Pulse Width	. 150 ns
E. Minimum Time Between Clock Activation and Strobe	. 300 ns
F. Minimum Strobe Pulse Width	. 100 ns
G. Typical Time Between Strobe Activation and Output Transition	. 1.0 μs

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will con-

tinue to accept new data as long as the STROBE is held high. Applications where the latches are by-passed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

#### **UCS-5822H TRUTH TABLE**

Serial		Shift Register Contents	Serial		Latch Contents		Output Contents
Data Input	Clock Input	l <sub>1</sub> l <sub>2</sub> l <sub>3</sub> l <sub>8</sub>	Data Output	Strobe Input	l <sub>1</sub> l <sub>2</sub> l <sub>3</sub> l <sub>8</sub>	Output Enable	l <sub>1</sub> l <sub>2</sub> l <sub>3</sub> l <sub>8</sub>
Ξ		$H R_1 R_2 \dots R_7$	R <sub>7</sub>				
Г		L R <sub>1</sub> R <sub>2</sub> R <sub>7</sub>	R <sub>7</sub>				
Χ		$R_1$ $R_2$ $R_3$ $R_8$	R <sub>8</sub>				
		X X XX	Х	L	$R_1 R_2 R_3 \dots R_8$		
		$P_1$ $P_2$ $P_3$ $P_8$	P <sub>8</sub>	Н	$P_1 P_2 P_3 \dots P_8$	L	$P_1 P_2 P_3 \dots P_8$
					X X XX	Н	н н нн

L = Low Logic Level

H = High Logic Level

X = Irrelevant

P = Present State

R = Previous State