


- 1024 x 1-Bit Organization
- Low Power Dissipation
- Input Interface
  - Fully Decoded, On-Chip Address Decode
  - Static Charge Protection
- Output Interface
  - OR-Tie Capability
- Address Access Time
  - TMS 1103 JL, NL . . . 300 ns
  - TMS 1103-1 JL, NL . . . 150 ns
- P-Channel Silicon-Gate Technology
- 18-Pin 300-Mil Dual-In-Line Packages

18-PIN CERAMIC AND PLASTIC  
DUAL-IN-LINE PACKAGES  
(TOP VIEW)



**description**

The TMS 1103 JL, NL and TMS 1103-1 JL, NL are monolithic random-access memory devices organized as 1024 one-bit words. Outputs may be OR-tied for simple memory expansion since a particular device can be activated by a chip-enable signal. Stored information is read nondestructively and all cells in any row are refreshed by addressing that row at least once every 2-milliseconds for the TMS 1103, 1-millisecond for the TMS 1103-1. These RAMs are fabricated with P-channel silicon-gate enhancement-type technology. Two power supplies and three control clock signals are required with address inputs decoded on the chip. The TMS 1103-1 is a faster-access version of the TMS 1103 with improved cycle times. The TMS 1103 and TMS 1103-1 are offered in both 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages.

**operation**

**addresses (A0-A9)**

Address terminals are used to activate a particular cell in a 32 x 32 array. Each row address (A0-A4) and each column address (A5-A9) of 5 bits uniquely specify a 10-bit address for a single memory cell. All address signals must be stable during transitions of the chip-enable, read/write, or data-in control signals.

**chip enable (CĒ)**

The chip-enable terminal enables one particular device of an array whose outputs are connected to a common data bus. Chip enable must be low during any read or write interval to allow data to enter or exit.

**precharge (P̄)**

The precharge terminal must be low at the start of any read or write cycle and remain low for a specified time interval after chip enable drops to a low. This overlap interval must be maintained between a specified minimum and maximum time in order to maintain the integrity of stored data.

**read/write (R/W̄)**

The read/write input terminal gates data out of or into the addressed memory cell. Read/write is low when data is written and high during a read interval.

**data in (DI)**

The data-in terminal connects the incoming data bus to the addressed cell for a write operation.

**data out (DŌ)**

Stored data appears at the data-out terminal as the complement of the data-in logic level. Information on the data-out terminal is sensed just prior to the rise of chip enable in a read-only cycle and prior to the fall of read/write in a read, modify write cycle.



# TMS 1103 JL, NL; TMS 1103-1 JL, NL

## 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES

electrical characteristics at specified free-air temperatures  
 $V_{SS} = 16.8\text{ V}$ ,  $(V_{BB}-V_{SS}) = 3\text{ V}$ ,  $V_{DD} = 0\text{ V}$  (TMS 1103 JL, NL)  
 $V_{SS} = 20\text{ V}$ ,  $(V_{BB}-V_{SS}) = 3\text{ V}$ ,  $V_{DD} = 0\text{ V}$  (TMS 1103-1 JL, NL)

PARAMETER	TEST CONDITIONS†	TMS 1103			TMS 1103-1			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage	$V_{SS} - 1$		$V_{SS} + 1$	$V_{SS} - 1$		$V_{SS} + 1$	V
		$V_{SS} - 0.7$		$V_{SS} + 1$	$V_{SS} - 1$		$V_{SS} + 1$	
$V_{IL}$	Low-level input voltage (all addresses and data-in lines)	$V_{SS} - 17$		$V_{SS} - 14.2$	$V_{SS} - 20$		$V_{SS} - 18$	V
		$V_{SS} - 17$		$V_{SS} - 14.5$	$V_{SS} - 20$		$V_{SS} - 18$	
$V_{OL}$	Low-level input voltage (precharge, chip-enable, and read/write inputs) (see Note 3)	$V_{SS} - 17$		$V_{SS} - 14.7$	$V_{SS} - 20$		$V_{SS} - 18$	V
		$V_{SS} - 17$		$V_{SS} - 15$	$V_{SS} - 20$		$V_{SS} - 18$	
$V_{OH}$	High-level output voltage	60	90	500	115	130	900	mV
		$R_L = 100\ \Omega$ , $T_A = 25^\circ\text{C}$						
$I_I$	Input current	50	80	500	90	115	900	$\mu\text{A}$
		$R_L = 100\ \Omega$ , $T_A = \text{MAX}$						
$I_{OH}$	High-level output current	$V_I = 0\text{ V}$ , $T_A = \text{MIN to MAX}$		1			10	$\mu\text{A}$
		$R_L = 100\ \Omega$ , $T_A = 25^\circ\text{C}$		600	900	5000	1130	
$I_{O(1off)}$	Off-state output current	$V_O = 0\text{ V}$ , $T_A = \text{MIN to MAX}$		1			10	$\mu\text{A}$
		$R_L = 100\ \Omega$ , $T_A = \text{MAX}$		500	800	5000	900	
$I_{BB}$	Supply current from $V_{BB}$	$T_A = \text{MIN to MAX}$		100			100	$\mu\text{A}$
		All addresses = 0 V, $\overline{CE}$ at $V_{SS}$ , $V_I = V_{SS}$ Precharge = 0 V, $T_A = 25^\circ\text{C}$		37	56		45	
$I_{DD(1)}$	Supply current from $V_{DD}$ during precharge pulse width	All addresses = 0 V, $\overline{CE}$ at 0 V, $V_I = V_{SS}$ Precharge = 0 V, $T_A = 25^\circ\text{C}$		38	59		68	mA
		Precharge = 0 V, $T_A = 25^\circ\text{C}$		5.5	11		11	
$I_{DD(2)}$	Supply current from $V_{DD}$ during precharge and chip-enable overlap	Precharge = $V_{SS}$ , $\overline{CE}$ at 0 V, $V_I = V_{SS}$ $T_A = 25^\circ\text{C}$		3	4		4	mA
		Precharge = 0 V, $T_A = 25^\circ\text{C}$		17	25		23	
$I_{DD(3)}$	Supply current from $V_{DD}$ during precharge to end of chip enable	Precharge = $V_{SS}$ , $\overline{CE}$ at 0 V, $V_I = V_{SS}$ $T_A = 25^\circ\text{C}$						mA
		Precharge = 0 V, $T_A = 25^\circ\text{C}$						
$I_{DD(4)}$	Supply current from $V_{DD}$ during chip enable to precharge delay	$t_{w(P)} = 190\text{ ns}$ , $t_c = 580\text{ ns}$ , $T_A = 25^\circ\text{C}$						mA
		$t_{w(P)} = 105\text{ ns}$ , $t_c = 340\text{ ns}$ , $T_A = 25^\circ\text{C}$						

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTE 3. The maximum values for  $V_{IL}$  for precharge, chip-enable, and read/write of the TMS 1103 may be increased to  $V_{SS} - 14.2\text{ V}$  at  $0^\circ\text{C}$  and  $V_{SS} - 14.5\text{ V}$  at  $70^\circ\text{C}$  (same values as those specified for the address and data in lines) with a 40-ns degradation (worst case) in  $t_{s(ud\ \overline{CE})}$ ,  $t_d(\text{PL}\ \overline{CE})$ ,  $t_{c(\text{rd})}$ ,  $t_{c(\text{RW})}$ ,  $t_{a(\text{rd})}$ , and  $t_{a(\text{P})}$ .

# TMS 1103 JL, NL; TMS 1103-1 JL, NL 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES

dynamic electrical characteristics over operating free-air temperature range (unless otherwise noted)

$T_A = 0^\circ\text{C to }70^\circ\text{C}$ ,  $V_{SS} = 16\text{ V} \pm 5\%$ ,  $(V_{BB} - V_{SS}) = 3\text{ V to }4\text{ V}$ ,  $V_{DD} = 0\text{ V}$  (TMS 1103 JL, NL)

$T_A = 0^\circ\text{C to }55^\circ\text{C}$ ,  $V_{SS} = 19\text{ V} \pm 5\%$ ,  $(V_{BB} - V_{SS}) = 3\text{ V to }4\text{ V}$ ,  $V_{DD} = 0\text{ V}$  (TMS 1103-1 JL, NL)

capacitance at  $25^\circ\text{C}$  free-air temperature

CHARACTERISTICS	TEST CONDITIONS†	PLASTIC PKG		CERAMIC PKG		UNIT
		TYP	MAX	TYP	MAX	
$C_{i(ad)}$ Address input capacitance	$V_I = V_{SS}$	5	7	10	12	pF
$C_{i(P)}$ Precharge input capacitance	$V_I = V_{SS}$	15	18	16.5	19.5	pF
$C_{i(CE)}$ Chip-enable input capacitance	$V_I = V_{SS}$	15	18	18	21	pF
$C_{i(R/W)}$ Read/write input capacitance	$V_I = V_{SS}$	11	15	15.5	19.5	pF
$C_{i(da)}$ Data input capacitance	$CE$ at 0 V, $V_I = V_{SS}$	4	5	6.5	7.5	pF
	$CE$ at $V_{SS}$ , $V_I = V_{SS}$	2	4	5.6	6.5	
$C_o$ Data output capacitance	$V_O = 0\text{ V}$	2	3	6	7	pF

†f = 1 MHz, and all unused pins are at ac ground.

read, write, and read, modify write cycle

PARAMETER	TEST CONDITIONS	TMS 1103		TMS 1103-1		UNIT
		MIN	MAX	MIN	MAX	
$t_c(rfsh)$ Refresh cycle time		2		1		ms
$t_{su(ad-CE)}$ Address-to-chip-enable setup time	$t_r = t_f = 20\text{ ns}$ , $C_L = 100\text{ pF}$ (1103), $C_L = 50\text{ pF}$ (1103-1), $R_L = 100\ \Omega$ , $v_{ref} = 40\text{ mV}$ (1103), $v_{ref} = 80\text{ mV}$ (1103-1)	115		30		ns
$t_h(CE-ad)$ Chip-enable-to-address hold time		20		10		ns
$t_d(PL-CEL)$ Precharge low to chip-enable low delay time		125		60		ns
$t_d(CEH-PL)$ Chip-enable high to precharge low delay time		85		40		ns
$t_d(CEL-PH)1$ Chip-enable low to precharge high delay time between low reference points		25		75		ns
$t_d(CEL-PH)2$ Chip-enable low to precharge high delay time between high reference points		140		85		ns

read cycle

PARAMETER	TEST CONDITIONS	TMS 1103		TMS 1103-1		UNIT
		MIN	MAX	MIN	MAX	
$t_c(rd)$ Read cycle time	$t_r = t_f = 20\text{ ns}$ ,	480		300		ns
$t_d(PH-CEH)$ Precharge high to chip-enable high delay time	$C_L = 100\text{ pF}$ (1103),	165		115		ns
$t_p(PH)$ Precharge high to output propagation delay time	$C_L = 50\text{ pF}$ (1103-1),	120		75		ns
	$R_L = 100\ \Omega$ ,					
$t_a(ad)$ Access time from address (see Note 4)	$v_{ref} = 40\text{ mV}$ (1103),	300		150		ns
$t_a(P)$ Access time from precharge (see Note 5)	$v_{ref} = 80\text{ mV}$ (1103-1)	310		180		ns

NOTES:

4.  $t_a(ad) = t_{su(ad-CE)} + t_f(CE) + t_d(CEL-PH)1 + t_r(P) + t_p(PH)$ .

5.  $t_a(P) = t_d(PL-CEL) + t_f(CE) + t_d(CEL-PH)1 + t_r(P) + t_p(PH)$ .


write or read, modify write cycle

PARAMETER	TEST CONDITIONS	TMS 1103		TMS 1103-1		UNIT
		MIN	MAX	MIN	MAX	
$t_c(wr)$ Write cycle time		580		340		ns
$t_c(RMW)$ Read, modify write cycle time		580		340		ns
$t_d(PH-wr)$ Precharge high to write delay time	$t_r = t_f = 20\text{ ns}$ , $C_L = 100\text{ pF}$ (1103), $C_L = 50\text{ pF}$ (1103-1), $R_L = 100\ \Omega$ , $v_{ref} = 40\text{ mV}$ (1103), $v_{ref} = 80\text{ mV}$ (1103-1)	165		115		ns
$t_w(wr)$ Write pulse width		50		20		ns
$t_{su}(wr)$ Write setup time		80		20		ns
$t_{su}(da)$ Data setup time		105		40		ns
$t_h(da)$ Data hold time		10		10		ns
$t_p(PH)$ Precharge high to output propagation delay time		120		75		ns
$t_d(wr-CEH)$ Write to chip-enable high delay time		0		0		ns

# TMS 1103 JL, NL; TMS 1103-1 JL, NL

## 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES


### PARAMETER MEASUREMENT INFORMATION



NOTES:

- A. The high-level time reference on each waveform except data out is  $V_{SS} - 2 V$ .
- B. The low-level time reference on each waveform except data out is  $V_{DD} + 2 V$ .

FIGURE 1—READ CYCLE



NOTES:

- A. The high-level time reference on each waveform except data out is  $V_{SS} - 2 V$ .
- B. The low-level time reference on each waveform except data out is  $V_{DD} + 2 V$ .

FIGURE 2 — WRITE OR READ, MODIFY WRITE CYCLE