
DABiC-5 32-Bit Serial Input Latched Sink Drivers

A6832SEP/A6832EEP 44-pin PLCC



ABSOLUTE MAXIMUM RATINGS Output Voltage, V_{OUT}40 V

Logic Supply Voltage, V _{DD} 7 V
Input Voltage Range, V _{IN} 0.3 V to V _{DD} +0.3 V
Continuous Output Current, I _{OUT} 125 mA
Package Power Dissipation, P _D , see chart, page 5
Operating Temperature Range
Ambient Temperature, T_A 20°C to +85°C

Ambient Temperature, T_A..............20°C to +85°C Storage Temperature, T_S........55°C to +150°C

Caution: CMOS devices have input-static protection, but are susceptible to damage when exposed to extremely high static-electrical charges.

Intended originally to drive thermal printheads, the A6832 has been optimized for low output-saturation voltage, high-speed operation, and pin configurations that are the most convenient for the tight space requirements of high-resolution printheads. These integrated circuits can also be used to drive multiplexed LED displays or incandescent lamps at up to 125 mA peak current. The combination of bipolar and MOS technologies gives the A6832 arrays an interface flexibility beyond the reach of standard buffers and power driver circuits.

The devices each have 32 bipolar npn open-collector saturated drivers, a CMOS data latch for each of the drivers, two 16-bit CMOS shift registers, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor-based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high. MOS serial data outputs permit cascading for interface applications requiring additional drive lines.

The A6832 is supplied in a 44-lead plastic leaded chip carrier (package suffix *EP*), for surface-mount applications requiring minimum area. These devices are lead (Pb) free, with 100% matte tin plated leadframes.

FEATURES

- 3.3 V to 5 V logic supply range
- To 10 MHz data input rate
- Schmitt trigger inputs for improved noise immunity
- Low-power CMOS logic and latches
- 40 V current sink outputs
- Low saturation voltage
- -40°C operation available

APPLICATIONS

- Thermal printheads
- Multiplexed LED displays
- Incandescent lamps




Use the following complete part numbers when ordering:

Part Number	Pins	Package	Operating Temperature
A6832SEP-T	44	PLCC	–20°C to +85°C
A6832EEP-T	44	PLCC	-40°C to +85°C




DABiC-5 32-Bit Serial-Input Latched Sink Drivers


Functional Block Diagram



Typical Input Circuit



Typical Output Driver



DABiC-5 32-Bit Serial-Input Latched Sink Drivers

ELECTRICAL CHARACTERISTICS¹ Unless otherwise noted: $T_A = 25$ °C, logic supply operating voltage $V_{dd} = 3.0 \text{ V}$ to 5.5 V

			'	/ _{dd} = 3.3\	/				
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 40 V	_	_	10	-	_	10	μA
Collector–Emitter	\/	I _{OUT} = 50 mA	-	_	275	-	-	275	mV
Saturation Voltage	$V_{CE(SAT)}$	I _{OUT} = 100 mA	-	_	550	_	_	550	mV
Input Voltage	V _{IN(1)}		2.2	_	-	3.3	_	-	V
Imput voltage	$V_{IN(0)}$		_	_	1.1	_	_	1.7	V
Input Current	I _{IN(1)}	$V_{IN} = V_{DD}$	_	< 0.01	1.0	_	< 0.01	1.0	μA
Imput Current	I _{IN(0)}	V _{IN} = 0 V	-	<-0.01	-1.0	-	<-0.01	-1.0	μA
Serial Data Output Voltage	V _{OUT(1)}	I _{OUT} = -200 μA	2.8	3.05	_	4.5	4.75	_	V
Seriai Data Output voitage	V _{OUT(0)}	I _{OUT} = 200 μA	_	0.15	0.3	_	0.15	0.3	V
Maximum Clock Frequency ²	f _c		10	_	_	10	-	_	MHz
Logio Cumply Current	I _{DD(1)}	One output on, I _{OUT} = 100 mA	-	_	6.0	-	_	6.0	mA
Logic Supply Current	I _{DD(0)}	All outputs off	-	_	100	-	-	100	μA
Output Enable-to-Output	t _{dis(BQ)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	_	1.0	-	_	1.0	μs
Delay	t _{en(BQ)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	_	1.0	-	-	1.0	μs
Strobe to Output Dolov	t _{p(STH-QL)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	_	1.0	-	-	1.0	μs
Strobe-to-Output Delay	t _{p(STH-QH)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Output Fall Time	t _f	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	_	_	1.0	-	-	1.0	μs
Output Rise Time	t _r	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	_	_	1.0	-	-	1.0	μs
Clock-to-Serial Data Out Delay	t _{p(CH-SQX)}	I _{OUT} = ±200 μA	-	50	-	-	50	-	ns

¹Positive (negative) current is defined as conventional current going into (coming out of) the specified device pin.

Truth Table

Serial		S	hift	Regi	ister	Cont	ents	Serial			Lat	ch C	ont	ents		Output	t Output Contents						
Data Input	Clock Input		l ₂	I ₃		I _{N-1}	I _N	Data Output	Strobe Input	I ₁	l ₂	I ₃		I _{N-1}	I _N	Enable Input	l ₁	l ₂	I ₃		I _{N-1}	I _N	
Н	۲	Н	R_1	R_2		R _{N-2}	R _{N-1}	R _{N-1}															
L	7	L	R ₁	R_2		R _{N-2}	R _{N-1}	R _{N-1}															
Х	ı	R ₁	R_2	R ₃		R _{N-1}	R_N	R _N															
		Х	Χ	Х		Х	Х	Х	L	R ₁	R ₂	R ₃		R _{N-1}	R _N								
		P ₁	P ₂	P ₃		P _{N-1}	P _N	P _N	Н	P ₁	P ₂	P ₃		P _{N-1}	P_N	Н	P ₁	P ₂	P ₃		P _{N-1}	P_N	
										Χ	Χ	Χ		Х	Χ	L	Н	Н	Н		Н	Н	

L = Low Logic Level

R = Previous State



²Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.

H = High Logic Level


X = Irrelevant

P = Present State

DABiC-5 32-Bit Serial-Input Latched Sink Drivers

Timing Requirements and Specifications

(Logic Levels are V_{DD} and Ground)



Key	Description	Symbol	Time (ns)
Α	Data Active Time Before Clock Pulse (Data Set-Up Time)	t _{su(D)}	25
В	Data Active Time After Clock Pulse (Data Hold Time)	t _{h(D)}	25
С	Clock Pulse Width	t _{w(CH)}	50
D	Time Between Clock Activation and Strobe	t _{su(C)}	100
E	Strobe Pulse Width	t _{w(STH)}	50

NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.

Serial Data present at the input is transferred to the shift register on the logical 0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The

latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.


When the OUTPUT ENABLE input is low, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input high, the outputs are controlled by the state of their respective latches.



Worcester, Massachusetts 01615-0036 (508) 853-5000


DABiC-5 32-Bit Serial-Input Latched Sink Drivers

Allowable Power Dissipation, P_D*



*Additional thermal information is available on the Allegro Web site.

A6832SEP/A6832EEP







DABiC-5 32-Bit Serial-Input Latched Sink Drivers

A6832SEP and A6832EEP

Dimensions in Inches (controlling dimensions)



Dimensions in Millimeters (for reference only)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.



DABiC-5 32-Bit Serial-Input Latched Sink Drivers

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2003, 2004, 2005 AllegroMicrosystems, Inc.

