HM658512AI Series

4 M PSRAM (512-kword × 8-bit)
2 k Refresh

HITACHI

ADE-203-286C(Z)
Rev. 3.0
March 15, 1999

Description

The Hitachi HM658512AI is a 4-Mbit pseudo static RAM organized 524288-word × 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 µm Hi-CMOS process technology. It offers low power data retention by self refresh mode. HM658512AI is suitable for handy systems which work with battery back-up systems. It is packaged in 32-pin plastic SOP.

Features

- Single 5 V supply: 5 V ±10%
- High speed
  - $\overline{CE}$ access time: 80 ns/100 ns/120 ns (max)
  - Random read/write cycle time: 130 ns/160 ns/190 ns (min)
- Power dissipation
  - Active: 250 mW (typ)
  - Standby: 350 µW (typ)
- Directly TTL compatible all inputs and outputs
- Simple address configuration
  - Non multiplexed address
- Refresh cycle
  - 2048 refresh cycles: 32 ms
- Easy refresh functions
  - Address refresh
  - Automatic refresh
  - Self refresh
- Temperature range: –40 to +85°C

Ordering Information

Type No.	Access time	Package
HM658512ALFPI-8	80 ns	525-mil 32-pin plastic SOP (FP-32D)
HM658512ALFPI-10	100 ns	
HM658512ALFPI-12	120 ns	
HM658512ALFPI-8V	80 ns	
HM658512ALFPI-10V	100 ns	
HM658512ALFPI-12V	120 ns	

Pin Arrangement



Pin Description

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
$\overline{CE}$	Chip enable
$\overline{OE}$/$\overline{RFSH}$	Output enable/Refresh
$\overline{WE}$	Write enable
V_{CC}	Power supply
V_{SS}	Ground

Block Diagram



Pin Functions

$\overline{\text{CE}}$ (Input) : $\overline{\text{CE}}$ is a basic clock. RAM is active when $\overline{\text{CE}}$ is low, and is on standby when $\overline{\text{CE}}$ is high.

A0 to A18 (Input): A0 to A10 are row addresses and A11 to A18 are column addresses. The entire addresses A0 to A18 are fetched into RAM by the falling edge of $\overline{\text{CE}}$.

$\overline{\text{OE}}$/$\overline{\text{RFSH}}$ (Input) : This pin has two functions. Basically it works as $\overline{\text{OE}}$ when $\overline{\text{CE}}$ is low, and as $\overline{\text{RFSH}}$ when $\overline{\text{CE}}$ is high (in standby mode). After a read or write cycle finishes, refresh does not start if $\overline{\text{CE}}$ goes high while $\overline{\text{OE}}$/$\overline{\text{RFSH}}$ is held low. In order to start a refresh in standby mode, $\overline{\text{OE}}$/$\overline{\text{RFSH}}$ must go high to reset the refresh circuits of the RAM. After the refresh circuits are reset, the refresh starts when $\overline{\text{OE}}$/$\overline{\text{RFSH}}$ goes low.

I/O0 to I/O7 (Inputs and Outputs) : These pins are data I/O pins.

$\overline{\text{WE}}$(Input): RAM is in write mode when $\overline{\text{WE}}$ is low, and is in read mode when $\overline{\text{WE}}$ is high. I/O data is fetched into RAM by the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ (earlier timing) and the data is written into memory cells.

Notes

Refresh

There are three refresh modes : address refresh, automatic refresh and self refresh.

(1) Address refresh: Data is refreshed by accessing all 2048 row addresses every 32 ms. A read is one method of accessing those addresses. Each row address (2048 addresses of A0 to A10)must be read at least once every 32 ms. In address refresh mode, $\overline{OE}/\overline{RFSH}$ can remain high. In this case, the I/O pins remain at high impedance, but the refresh is done within RAM.

(2) Automatic refresh: Instead of address refresh, automatic refresh can be used. RAM goes to automatic refresh mode if $\overline{OE}/\overline{RFSH}$ falls while $\overline{CE}$ is high and it remains low for at least t_{FAP}. One automatic refresh cycle is executed by one low pulse of $\overline{OE}/\overline{RFSH}$. It is not necessary to input the refresh address from outside since it is generated internally by an on-chip address counter. 2048 automatic refresh cycles must be done every 32 ms.

(3) Self refresh: Self refresh mode is suitable for data retention by battery. In standby mode, a self refresh starts automatically when $\overline{OE}/\overline{RFSH}$ stays low for more than 8 µs. Refresh addresses are automatically specified by the on-chip address counter, and the refresh period is determined by the on-chip timer.

Automatic refresh and self refresh are distinguished from each other by the width of the $\overline{OE}/\overline{RFSH}$ low pulse in standby mode. If the $\overline{OE}/\overline{RFSH}$ low pulse is wider than 8 µs, RAM becomes into self refresh mode; if the $\overline{OE}/\overline{RFSH}$ low pulse is less than 8 µs, it is recognized as an automatic refresh instruction.

At the end of self refresh, refresh reset time (t_{RFS}) is required to reset the internal self refresh operation of the RAM. During t_{RFS}, $\overline{CE}$ and $\overline{OE}/\overline{RFSH}$ must be kept high. If auto refresh follows self refresh, low transition of $\overline{OE}/\overline{RFSH}$ at the beginning of automatic refresh must not occur during t_{RFS} period.

Others

Since pseudo static RAM consists of dynamic circuits like DRAM, its clock pins are more noise-sensitive than conventional SRAM's.

(1) If a short $\overline{CE}$ pulse of a width less than t_{CE} min is applied to RAM, an incomplete read occurs and stored data may be destroyed. Make sure that $\overline{CE}$ low pulses of less than t_{CE} min are inhibited. Note that a 10 ns $\overline{CE}$ low pulse may sometimes occur owing to the gate delay on the board if the $\overline{CE}$ signal is generated by the decoding of higher address signals on the board. Avoid these short pulses.

(2) $\overline{OE}/\overline{RFSH}$ works as refresh control in standby mode. A short $\overline{OE}/\overline{RFSH}$ low pulse may cause an incomplete refresh that will destroy data. Make sure that $\overline{OE}/\overline{RFSH}$ low pulse of less than t_{FAP} min are also inhibited.

(3) t_{OHC} and t_{OCD} are the timing specs which distinguish the $\overline{OE}$ function of $\overline{OE}/\overline{RFSH}$ from the $\overline{RFSH}$ function. The t_{OHC} and t_{OCD} specs must be strictly maintained.

(4) Start the HM658512AI operating by executing at least eight initial cycles (dummy cycles) at least 100 µs after the power voltage reaches 4.5 V to 5.5 V after power-on.

Operation Table

$\overline{CE}$	$\overline{OE}$/$\overline{RFSH}$	$\overline{WE}$	I/O	Operation
L	L	H	Dout	Read
L	×	L	High-Z	Write
L	H	H	High-Z	—
H	L	×	High-Z	Refresh
H	H	×	High-Z	Standby

Note: H; V_{IH}, L; V_{IL}, ×; V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Terminal voltage with respect to V_{SS}	V_T	–1.0 to +7.0	V	1
Power dissipation	P_T	1.0	W	
Storage temperature range	Tstg	–55 to +125	°C	
Storage temperature range under bias	Tbias	–40 to +85	°C	

Note: 1. With respect to V_{SS}

DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	
	V_{SS}	0	0	0	V	
Input high voltage	V_{IH}	2.8	—	6.0	V	
Input low voltage	V_{IL}	–1.0	—	0.8	V	1
Ambient temperature range	Ta	–40	—	+85	°C	

Note: 1. V_{IL} min = –3.0 V for pulse width 30 ns

DC Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
Operating power supply current	I_{CC1}	—	—	75	mA	$I_{I/O}$ = 0 mA, t_{cyc} = min	
Standby power supply current	I_{SB1}	—	1	2	mA	$\overline{CE}$ = V_{IH} , Vin ≥ 0 V $\overline{OE}/\overline{RFSH}$ = V_{IH}	
	I_{SB2}	—	20	200	µA	$\overline{CE}$ ≥ V_{CC} – 0.2 V, Vin ≥ 0 V, $\overline{OE}/\overline{RFSH}$ ≥ V_{CC} – 0.2 V	
Operating power supply current in self refresh mode	I_{CC2}	—	1	2	mA	$\overline{CE}$ = V_{IH} , Vin ≥ 0 V, $\overline{OE}/\overline{RFSH}$ = V_{IL}	
	I_{CC3}	—	70	200	µA	$\overline{CE}$ ≥ V_{CC} – 0.2 V, Vin ≥ 0 V, $\overline{OE}/\overline{RFSH}$ ≤ 0.2 V	
Input leakage current	I_{LI}	–10	—	10	µA	V_{CC} = 5.5 V, Vin = V_{SS} to V_{CC}	
Output leakage current	I_{LO}	–10	—	10	µA	$\overline{OE}/\overline{RFSH}$ = V_{IH} $V_{I/O}$ = V_{SS} to V_{CC}	
Output voltage	V_{OL}	—	—	0.4	V	I_{OL} = 2.1 mA	
	V_{OH}	2.4	—	—	V	I_{OH} = –1 mA	

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance	C_{in}	—	8	pF	V_{in} = 0 V
Input /output capacitance	$C_{I/O}$	—	10	pF	$V_{I/O}$ = 0 V

Note : This parameter is sampled and not 100% tested.

AC Characteristics (Ta = –40 to +85°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V, 2.8 V
- Input rise and fall time: 5 ns
- Timing measurement level: 0.8 V, 2.2 V
- Reference levels: V_{OH} = 2.0 V, V_{OL} = 0.8 V
- Output load: 1 TTL Gate and C_L (100 pF) (Including scope and jig)

		HM658512AI							
		-8		-10		-12			
Parameter	**Symbol**	**Min**	**Max**	**Min**	**Max**	**Min**	**Max**	**Unit**	**Notes**
Random read or write cycle time	t_{RC}	130	—	160	—	190	—	ns	
Chip enable access time	t_{CEA}	—	80	—	100	—	120	ns	
Read-modify- write cycle time	t_{RWC}	180	—	220	—	260	—	ns	
Output enable access time	t_{OEA}	—	30	—	40	—	50	ns	
Chip disable to output in high-Z	t_{CHZ}	0	25	0	25	0	30	ns	1, 2
Chip enable to output in low-Z	t_{CLZ}	20	—	20	—	20	—	ns	2
Output disable to output in high-Z	t_{OHZ}	—	25	—	25	—	25	ns	1, 2
Output enable to output in low-Z	t_{OLZ}	0	—	0	—	0	—	ns	2
Chip enable pulse width	t_{CE}	80 n	10 µ	100 n	10 µ	120 n	10 µ	s	
Chip enable precharge time	t_{P}	40	—	50	—	60	—	ns	
Address setup time	t_{AS}	0	—	0	—	0	—	ns	
Address hold time	t_{AH}	20	—	25	—	30	—	ns	
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time	t_{RCH}	0	—	0	—	0	—	ns	
Write command pulse width	t_{WP}	25	—	30	—	35	—	ns	
Chip enable to end of write	t_{CW}	80	—	100	—	120	—	ns	
Chip enable to output enable delay time	t_{OCD}	0	—	0	—	0	—	ns	
Output enable hold time	t_{OHC}	0	—	0	—	0	—	ns	
Data in to end of write	t_{DW}	20	—	25	—	30	—	ns	
Data in hold time for write	t_{DH}	0	—	0	—	0	—	ns	
Output active from end of write	t_{OW}	5	—	5	—	5	—	ns	2
Write to output in high-Z	t_{WHZ}	—	20	—	25	—	30	ns	1, 2
Transition time (rise and fall)	t_{T}	3	50	3	50	3	50	ns	6

		HM658512AI							
		-8		-10		-12			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Refresh command delay time	t_{RFD}	40	—	50	—	60	—	ns	
Refresh precharge time	t_{FP}	40	—	40	—	40	—	ns	
Refresh command pulse width for automatic refresh	t_{FAP}	80 n	8 μ	80 n	8 μ	80 n	8 μ	s	
Automatic refresh cycle time	t_{FC}	130	—	160	—	190	—	ns	
Refresh command pulse width for self refresh	t_{FAS}	8	—	8	—	8	—	μs	
Refresh reset time from self refresh	t_{RFS}	600	—	600	—	600	—	ns	9
Refresh period	t_{REF}	—	32	—	32	—	32	ms	2048 cycle

Notes:
1. t_{CHZ}, t_{OHZ}, t_{WHZ} are defined as the time at which the output achieves the open circuit condition.
2. t_{CHZ}, t_{CLZ}, t_{OHZ}, t_{OLZ}, t_{WHZ} and t_{OW} are sampled under the condition of t_T = 5 ns and not 100% tested.
3. A write occurs during the overlap of low $\overline{CE}$ and low $\overline{WE}$. Write end is defined at the earlier of $\overline{WE}$ going high or $\overline{CE}$ going high.
4. If the $\overline{CE}$ low transition occurs simultaneously with or from the $\overline{WE}$ low transition, the output buffers remain in high impedance state.
5. In write cycle, $\overline{OE}$ or $\overline{WE}$ must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to $\overline{OE}$ or $\overline{WE}$ turning on output buffers. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
6. Transition time t_T is measured between V_{IH} (min) and V_{IL} (max). V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals.
7. After power-up, pause for more than 100 μs and execute at least 8 initialization cycles.
8. 2048 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15 μs after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycles.
9. At the end of self refresh, refresh reset time (t_{RFS}) is required to reset the internal self refresh operation of the RAM. During t_{RFS}, $\overline{CE}$ and $\overline{OE}$/$\overline{RFSH}$ must be kept high. If automatic refresh follows self refresh, low transition of $\overline{OE}$/$\overline{RFSH}$ at the beginning of automatic refresh must not occur during t_{RFS} period.

Timing Waveform

Read Cycle



Write Cycle (1) ($\overline{OE}$ = V_{IH})



Write Cycle (2) ($\overline{OE}$ = V_{IL})



Read-Modify-Write Cycle



Automatic Refresh Cycle



Self Refresh Cycle



Low V_{CC} Data Retention Characteristics (Ta = –40 to +85°C)

This characteristics is guaranteed only for V-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
V_{CC} for data retention	V_{DR}	3.6	—	5.5	V	
Self refresh current	I_{CCDR}	—	—	200	µA	V_{CC} = 3.6 V, $\overline{CE} \geq V_{CC} - 0.2$ V $\overline{OE}/\overline{RFSH} \leq 0.2$ Vin ≥ 0 V
		—	—	200	µA	V_{CC} = 5.5 V, $\overline{CE} \geq V_{CC} - 0.2$ V $\overline{OE}/\overline{RFSH} \leq 0.2$ Vin ≥ 0 V
Refresh setup time	t_{FS}	0	—	—	ns	
Operation recovery time	t_{FR}	5	—	—	ms	

Low V_{CC} Data Retention Timing Waveform



Notes: 1. Rise time and fall time of power supply voltage must be smaller than 0.05 V/ms.
2. Keep $\overline{CE} \geq V_{CC} - 0.2$ V during data retention mode.
3. Regarding t_{RFD}, t_{FP}, t_{FAS} and t_{RFS}, refer to AC characteristics.
4. Input voltage should be lower than V_{CC} +1.5 V in data retention mode.

Package Dimensions

HM658512ALFPI Series (FP-32D)

Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-32D
JEDEC	Conforms
EIAJ	—
Weight (reference value)	1.3 g

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.
Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL
NorthAmerica : http:semiconductor.hitachi.com/
Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan : http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Jul. 15, 1994	Initial issue	H. Uchida	M. Watanabe
1	Nov. 3, 1994	Deletion of preliminary	K. Imato	K. Yoshizaki
2.0	Apr. 20, 1995	Addition of HM658512 AFPI-8 Series AC Characteristics t_{RC} min: 160/190 ns to 130/160/190 ns t_{CEA} max: 100/120 ns to 80/100/120 ns t_{RWC} min: 220/260 ns to 180/220/260 ns t_{OEA} max: 40/50 ns to 30/40/50 ns t_{CHZ} min: 0/0 ns to 0/0/0 ns t_{CHZ} max: 25/30 ns to 25/25/30 ns t_{CLZ} min: 20/20 ns to 20/20/20 ns t_{OHZ} max: 25/25 ns to 25/25/25 ns t_{OLZ} min: 0/0 ns to 0/0/0 ns t_{CE} min: 100/120 ns to 80/100/120 ns t_{CE} max: 10000/10000 ns to 10000/10000/10000 ns t_{P} min: 50/60 ns to 40/50/60 t_{AS} min: 0/0 ns to 0/0/0 ns t_{AH} min: 25/30 ns to 25/25/30 ns t_{RCS} min: 0/0 ns to 0/0/0 ns t_{RCH} min: 0/0 ns to 0/0/0 ns t_{WP} min: 30/35 ns to 25/30/35 ns t_{CW} min: 100/120 ns to 80/100/120 ns t_{OCD} min: 0/0 ns to 0/0/0 ns t_{OHC} min: 0/0 ns to 0/0/0 ns t_{DW} min: 25/30 ns to 25/25/30 ns t_{DH} min: 0/0 ns to 0/0/0 ns t_{OW} min: 5/5 ns to 5/5/5 ns	K. Imato	K. Yoshizaki

	t_{WHZ} max: 25/30 ns to 25/25/30 ns t_T min: 3/3 ns to 3/3/3 ns t_T max: 50/50 ns to 50/50/50 ns t_{RFD} min: 50/60 ns to 40/50/60 t_{FP} min: 40/40 ns to 40/40/40 ns t_{FAP} min: 80/80 ns to 80/80/80 ns t_{FAP} max: 8000/8000 ns to 8000/8000/8000 ns t_{FC} min: 160/190 ns to 130/160/190 ns t_{FAS} min: 8/8 µs to 8/8/8 µs t_{RFS} min: 600/600 ns to 600/600/600 ns t_{REF} max: 32/32 ms to 32/32/32 ms

Revision Record (cont.)

Rev.	Date	Contents of Modification	Drawn by	Approved by
3.0	Mar. 15, 1999	Change data sheet title HM658128AFPI Series to HM658512AI Series		
		Change format		
		Description Deletion of description about temperature range		
		Features Addition of temperature range: –40 to +85°C		
		Deletion of HM658512ADFPI Series		
		DC Characteristics Deletion of note 1		
		AC Characteristics Deletion of note 10		
		Correct error of Low V_{CC} data retention timing waveform: 2.4 V to 2.8 V		