

Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747 TWX: (510) 226-7833 FAX: 516 271 0405

Telephone: (516) 271-0400

# LS7240

# 6 DECADE, 7 LEVEL COMPARATOR WITH MEMORY

#### **FEATURES:**

- Direct Interface with CMOS CD4510 Presettable Up/Down Counter
- Direct Interface with LS7040 Dual 3 Decade Counter
- Multiplexed BCD/HEX Data I/O
- DC to 60KHz Scan Frequency at 5V
- Cascadable
- 7 Levels of 24 Bit Comparators
- Thumbwheel Switch Interface for 7 Level Storage Data
- CMOS Type Noise Immunity
- Single Power Supply Operation +4.75 to +15 Volts
- CMOS Compatibility
- Power-On-Reset
- All Inputs Protected
- High Input Impedance
- Low Power Dissipation

#### **DESCRIPTION:**

The LS7240 is a monolithic, ion implanted MOS 7-Level 6 digit (BCD or HEX) memory/comparator. It includes seven 6 decade comparators and memory, a comparator output, a 4 bit data I/O Bus, 7 synchronizing strobes for thumbwheel and display drive and 24 parallel data input lines. Data written in each of the 7 levels of memory is compared with the data placed in the 24 bit parallel inputs and the result is indicated by the Multiplexed comparator output. The 4 bit I/O serves as either the inputs for writing into any of the 7 memories or outputs for displaying either the 24 bit parallel data or any one of the memories.

### **DESCRIPTION OF OPERATION:**

#### SCAN OSCILLATOR AND DIGIT SELECT STROBES:

The SELECT STROBE GENERATOR is driven by an internal oscillator whose frequency is determined by an external RC network (as shown in Fig. 4). Table I indicates several frequencies and their associated resistor-capacitor networks.

The SELECT STROBES scan from DS1 to DS7. DS7 selects the particular comparator memory to be selected and DS1 through DS6 selects the LSD to MSD digit to be loaded. Maximum scan frequency is 60KHz at 5V, 40KHz at 10V and 20KHz at 15V. All I/O timings are synchronized by the DS strobes as explained in each I/O section.


### PARALLEL INPUT DATA AND COMPARATOR OUTPUT:

BCD data applied from the counter to the 24 bit parallel inputs is compared with the 7-level memory. All 24 bits of each memory are compared in parallel and 7 internal comparisons are performed. These comparisons result in a logical "1" if the memory level and input data are equal or a logical "0" if not equal. The internal comparisons are multiplexed with the strobe outputs, i.e. MEMORY 1 is muxed with DS1,

Revised January 1986



#### **LS7240 CONNECTION DIAGRAM:**



TOP VIEW

FIGURE 1

1

MEMORY 2 is muxed with DS2, etc. (See Figure 4). A single output comparator line is demuxed externally. The positive edges of the DIGIT STROBES are used to strobe the comparator output line into their respective latches as shown in figures 2 and 5. The positive edge of DS1 is used to demux comparator 1 from the common comparator output, positive edge of DS2 demuxes comparator 2 etc.

The data provided by the counter is BCD data. However, HEX data, binary data or any other format of data may also be used as inputs. All that would be required is that the internal memory is correspondingly loaded.

#### DATA I/O AND LOAD COMMAND

The 4 bit data I/O acts as inputs when the DS strobes are active (high) and as outputs in between strobes. The in between strobe time is typically 5  $\mu$ s. In the input mode, the data applied selects the memory to be addressed as well as the 6 digit number to be loaded. Figure 5 indicates how a set of 7 thumbwheel switches is used to load the memory. The LS7240 has internal pull down resistors on its I/O lines. Data applied during DS7 serves as the memory address, while data applied during the succeeding DS1 through DS6 loads LSD through MSD respectively into the selected memory. Data is loaded into the memory at the trailing edges of the DS strobes. In between strobes, when the I/O bus is in the output mode, the selected 6 digit memory is multiplexed out. The MSD is applied to the output during the DS1 and DS2 inter-strobe delay. The LSD+4 output occurs between DS2 and DS3, LSD+3 between DS3 and DS4, LSD+2 between DS4 and DS5, LSD+1 between DS5 and DS6, and LSD between DS6 and DS7.

The load command output can be used as a strobe for storing the output data into external latches for display or control functions.

A number of LOAD/DISPLAY combinations for data I/O is possible as explained in Table II. The data in this truth table refers to the input data applied to the I/O bus during active DS7.

The display is shown in figure 5. The LOAD COMMAND is used to load the BCD DATA into a CD4511 or equivalent. The DIGIT SELECT STROBES are used to enable the LED's as shown. DS2 is used to display the MSD, DS3 displays LSD+4, DS4 displays LSD+3, DS5 displays LSD+2, DS6 displays LSD+1 and DS7 displays LSD.

The LS7240 is equipped with an ANTI-BOUNCE feature. Input data must be stable at the input to the I/O bus for a minimum of 700 scan cycles before it can be loaded into the memory. Typical Anti-Bounce times as a function of scan frequency is indicated in Table III. Similarly, removal of data must be stable for 700 clock cycles before it is recognized as a complete removal.

#### POWER-ON-RESET:

An internal POWER-ON-RESET is provided to reset all memories to "0" and sets DS7 (Pin 30) to logic "1" upon application of power.

#### **POWER SUPPLIES:**

The circuit will operate over the range of +4.75 to +15 volts.

TABLE I			
Voltage	Resistor	Capacitor	Typical Frequency
	220ΚΩ	50pf	60KHz
5V	$680$ K $\Omega$	50pf	30KHz
	1.5M $\Omega$	50pf	15KHz
	470KΩ	50pf	40KHz
10 V	1M $\Omega$	50pf	20KHz
	2M $\Omega$	50pf	10KHz
	1M $\Omega$	50pf	20KHz
15V	$2M\Omega$	50pf	10KHz
	4.7M $\Omega$	50pf	5KHz

### TABLE II

Truth Table for Load/Display Combination

<u>B3</u>	<u>B2</u>	<u>B1</u>	<u>B0</u>	
0	0	0	1	Display Memory 1
0	0	1	0	Display Memory 2
0	0	1	1	Display Memory 3
0	1	0	0	Display Memory 4
0	1	0	1	Display Memory 5
0	1	1	0	Display Memory 6
0	1	1	1	Display Memory 7
1	0	0	1	Load & Display Memory 1
1	0	1	0	Load & Display Memory 2
1	0	1	1	Load & Dispaly Memory 3
1	1	0	0	Load & Display Memory 4
1	1	0	1	Load & Display Memory 5
1	1	1	0	Load & Display Memory 6
1	1	1	1	Load & Display Memory 7
0	0	0	0	Displays 24 Bit Input Data
1	0	0	0	Resets All Memories and Displays Memory 1.

## TABLE III

Scan Frequency	Anti-Bounce
(KHz)	(milliseconds)
60	12
40	17.5
20	35

## **TECHNICAL DATA:**

INPUTS/OUTPUTS - All inputs and outputs are CMOS compatible over entire range of power supply voltage limits. LOGIC - Positive True.

PACKAGE - 40 Pin Dual-In-Line plastic.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor any infringements of patent rights of others which may result from its use

**MAXIMUM F** 

**Parameter** DC Supply Vol

Operating Tem Storage Tempe All inputs con charges. Care s outside the spe

DC ELECTR (V<sub>DD</sub>=0V, V<sub>SS</sub>

**OUTPUT SPEC** 

**SOURCE CUR** 

VOH=VSS-.51

VOH=VSS-1V

VOH=VSS-2V

SINK CURREN

VOL=VDD+.4\

**SOURCE CUR** 

VOH=VSS-.51

VOH= VSS-1V

VOH=VSS-2

SINK CURREN

VOL=VDD+.4

BCD I/O

SOURCE CURI VOH=VSS-.5V

V<sub>OH</sub>=V<sub>SS</sub>-1V

VOH=VSS-2V

# S: (Voltages referenced to V<sub>DD</sub>)

	<u>Symbol</u>	<u>Value</u>	<u>Units</u>
e	$V_{SS}$	+4.75 to +15	Vdc
lange	TA	-25 to $+70$	оС
nge	$T_S$ , $T_G$	-65 to +150	οС

ection circuitry to prevent damage due to high static exercised to prevent unnecessary application of Voltage ie.

## IARACTERISTICS:

0 + 15V,  $-25^{\circ}$ C≤T<sub>A</sub>≤+70°C unless otherwise specified).

# NS:

D	I	G	ľ	T	S	Ε	L	Ε	C	T	S	T	R	0	В	E	S

DIGIT SELECT STROBES					
V <sub>SS</sub>	Min.	Тур.	Max.	Units	
5Vdc	0.4	1.0	_	mA	
10Vdc	1.0	1.6	_		
15Vdc	1.2	2.0	_		
5Vdc	1.4	2.0	_	mΑ	
10Vdc	2.7	4.0	_		
15Vdc	3.5	5.0	_		
5Vdc	2.3	3.0	_	mΑ	
10Vdc	6.0	9.0	_		
15Vdc	7.4	9.6	-		
5Vdc	16.0	27.0	_	$\mu$ A	
10Vdc	13.0	19.0	-	•	
15Vdc	9.0	15.0	_		

## MAND AND COMPARATOR OUTPUT

1	VSS	Min	Тур.	Max.	Units
-	5Vdc	0.1	0.3		mA
	10Vdc	0.3	0.6	_	
	15Vdc	0.5	1.0	_	
	5Vdc	0.2	0.4	_	mA
	10Vdc	1.0	1.5	_	
	15Vdc	1.5	2.5	-	
	5Vdc	0.5	0.9	_	mA
	10Vdc	2.2	3.2	_	
	15Vdc	3.4	5.0	_	
	5Vdc 10Vdc	19.0 16.0	30.0 23.0	_ _	μΑ
	15Vdc	13.0	17.0		
l	V <sub>SS</sub> 5Vdc 10Vdc	Min. 0.1 0.3	Тур. 0.3 0.6	Max.	Units mA
	15Vdc	0.5	1.0	_	
	5Vdc 10Vdc 15Vdc	0.5 1.0 1.5	0.9 1.5 2.5	- - -	mA
	5Vdc	0.5	0.9	_	mA
	10Vdc	2.2	3.2	_	
	15Vdc	3.0	5.0	-	

SINK CURRENT, IOL	$v_{ss}$	Min.	Typ.	Max.	Units
	5Vdc	7.0	10.0	_	μΑ
V <sub>OL</sub> =V <sub>DD</sub> +.4V	10Vdc	5.0	7.0	_	•
	15Vdc	3.0	5.0	_	

## QUIESCENT SUPPLY CURRENT

(All Inputs Pins Tied to V <sub>SS</sub> )			(All Output Pins Left Open)		
Symbol	_V <sub>SS</sub> _	Max.	Units		
I <sub>DD</sub>	5V	12.0	mA		
	10V	15.0			
	15V	18.0			

## INPUT VOLTAGE SPECIFICATIONS: (All Inputs Except Scan)


Parameter	Symbol	$v_{ss}$	Min.	Max.	Units
Input Voltage	VIL	5Vdc	0	1.5	Vdc
"0" Level		10Vdc	0	3.0	
		15Vdc	0	4.5	
Input Voltage	$v_{iH}$	5Vdc	3.5	$V_{SS}$	Vdc
"1" Level		10Vdc	7.0	VSS	
		15Vdc	10.5	$v_{ss}$	

## **DYNAMIC ELECTRICAL CHARACTERISTICS:**

 $(V_{DD}=0, V_{SS}=+4.75 \text{ to } +15V, -25^{\circ}C \le T_{A} \le +70^{\circ}C \text{ unless otherwise specified}).$ 

Parameter	Symbol	Min.	Max.	Units
Scan Input Frequency			<del></del>	
V <sub>SS</sub> =5V	fsc	_	60.0	KHz
V <sub>SS</sub> =10V	fsc	_	40.0	KHŽ
V <sub>SS</sub> =15V	fsc	_	20.0	KHz
Inter-strobe delay	tISD †	1.5	12.0	μ\$
Load Command Set-Up Time Comparator Output	t <sub>LCS</sub> †	0.2	2.5	$\mu$ s
Set-Up Time	t <sub>CS</sub> †	1.5	10.0	$\mu$ s


#### †See Figure 2.




<sup>\* 4</sup> Comparisons are shown. In normal operation, usually only 1 comparison will occur at a time

FIGURE 2

<sup>\*\*</sup>Shaded areas indicate valid output data.





# SYSTEM INTERCONNECTION USING PRESETTABLE UP/DOWN COUNTERS



The thumbwheel assembly is used to load the LS7240 as well as the synchronous six decade up/down counter. To preset the CD4510's, the inputs to the thumbwheels A.through F are connected to the positive supply and the BCD outputs are applied to their respective CD4510 inputs. External 1 Meg resistors are used at the thumbwheel outputs. The Load Command is used to reset and then preset the counter to the number selected.

FIGURE 5





The System Interconnection of an LS7240 with an LS7040 and support circuitry is as shown. Thumbwheel 7 selects the memory. Thumbwheel 6 through 1 selects MSD through LSD. If the "Load and Display/Display Only" toggle switch is in the Load and Display position, the data is loaded into the LS7240, and displayed on the LED display when the "COMMAND MOMENTARY" is depressed. The BCD output data of the LS7240 is converted to 7 segment data by the CD4511. As long as the Momentary is held down, the display presents the data just loaded. If the Momentary is released, the display presents the BCD input data from the LS7040. If memory 0 is selected and the toggle switch is in the LOAD AND DISPLAY position, all memories are reset when the momentary is depressed. If the toggle switch is in the "Display Only" position then depressing the momentary will enable 5802X X the 7 segment display to present what was previously loaded into the memory. JUL 3 1 1991

6