



August 2000


### DESCRIPTION

The AVPro<sup>®</sup> 5002B device is an audio/video switching IC that supports an input/output port, an input only port, and an output only port. The device includes multiplexers that allow the inputs to be routed to the outputs in various configurations. Additional outputs are provided to drive an external RF modulator. The video outputs of the multiplexers are buffered to drive 1370hm loads. The audio outputs are buffered to provide 2 Vrms output into 600 ohms. The 5002B has features optimized for BSkyB satellite receiver applications, but it can also be used in other applications that require control of multiple audio and video sources.

### **FEATURES**

- Two SCART connections (Auxiliary, TV)
- Video section
  - Integrated output drivers
  - RGB, SVHS, composite outputs
  - Programmable RGB gain
- Audio section
  - 5-bit audio attenuation, 0 to -31 dB
  - Auxiliary tone inputs to support BSkyB
  - Ground based outputs (no AC coupling caps)
- Serial port control of switching I<sup>2</sup>C bus
- 64-lead LQFP package

### **BLOCK DIAGRAM**



### **FUNCTIONAL DESCRIPTION**

The 5002B is an audio/video switching device. The device integrates both audio and video drivers so that it can directly drive the SCART interface. The use of a -5 volt supply eliminates the need for AC coupling capacitors on the audio outputs. All programmable functions of the device are controlled through a standard  $^2$ C serial interface and a set of internal registers. This device will interface to an external video encoder that provides six video outputs. In addition, the 5002B includes two programmable digital outputs and inputs for the TV SCART audio /video.

### SCART VIDEO SWITCHING

The device is designed to accept video signals from an auxiliary SCART connector, TV SCART connector, and an external video encoder/DAC device. The device includes a set of analog multiplexers that receive video signals from these sources and allows routing of the signals to the various video outputs. The video output drivers have a nominal gain of 1.83 V/V to allow for a series resistance of 62 ohms prior to the 75 ohm termination. A block diagram of the video switching function is provided in Figure 1. Details of the register settings are provided in the section titled "Serial Port Register Tables".




Figure 1: 5002B Video switching block diagram

#### TV RGB OUTPUTS

The device accepts RGB video signals from two sources. The  $Aux_R$ ,  $Aux_G$ ,  $Aux_B$  input pins are typically connected to the auxiliary SCART connector. The *Enc\_R*, *Enc\_G*, *Enc\_B* input pins are connected to the RGB outputs of an external video encoder device. These outputs are used as a video source for the TV SCART pins  $TV_R$ ,  $TV_G$ , and  $TV_B$ . The RGB video source is selected by setting the lower three (3) bits of serial port Register 1. When these bits are set to xxxxxx00, the RGB source will be the encoder. When these bits are set to xxxxxx01, the source will be the auxiliary port.

**RGB Gain:** The gain of the RGB outputs can be adjusted to one of four different levels. Bits 4 and 5 in Register 2 set the gain of the RGB output amplifiers according to the following table:

Bit 5	Bit 4	RGB Amplifier Gain
0	0	Gain = 1.83V/V = A <sub>0</sub>
0	1	$Gain = A_0 - 10\%$
1	0	$Gain = A_0 - 20\%$
1	1	$Gain = A_0 - 30\%$

DC Restore: The device will generate a DC restore level on each video output based on timing referenced to a horizontal sync pulse. When the sync pulse is detected, the DC restore circuit will act to position the blank level to 0.6 V at the respective video output load. The device can be programmed to look for the horizontal svnc pulse on all of the RGB input pins or on the associated composite video input pin (Aux\_YC for the auxiliary port or Enc\_YC for the external encoder). Bit 7 of Register 1 determines the horizontal sync source. At power-up, this bit defaults to a low (0) state which programs the device to look for a sync detect on the RGB input signals. In this mode, the device can detect a horizontal sync on any of the three RGB input signals. When Bit 7 is set to a high (1) state, the device will look for a sync detect from the signal on either the Aux YC or Enc YC pin depending on which source is selected.

**Blanking**: The signal on the *Blank* output pin is determined by the state of two MSBs in Register 2 according to the following table:

Bit 7	Bit 6	Blank source				
0	0	BLANK = ABLANK				
0	1	BLANK = EBLANK				
1	0	BLANK = 0V				
1	1	BLANK = 4V @ IC output pin				

# AVPro<sup>®</sup> 5002B Dual SCART A/V Switch

The user must insure that the source of the *Blank* output is the same as the source for the RGB outputs, i.e. *ABLANK* is selected when the auxiliary RGB is active and *EBLANK* is selected when the encoder RGB is active.

#### TV COMPOSITE OUTPUT

The device provides inputs for two composite video sources that can be switched to the TV SCART composite video pin, *TV\_YCout*. The *AUX\_YC* input pin is typically connected to the "Video In" pin on the auxiliary SCART connector. The *Enc\_YC* input pin is typically connected to the "YC" or "CVBS" output from the external video encoder device. Selection of the video source for the TV composite output is accomplished when the RGB video source is selected (see the register tables).

#### TV SVHS OUTPUT MODE

The device supports SVHS video format. The SVHS mode is selected for the TV SCART using the lower three (3) bits of Register 1. When the SVHS mode is selected, the  $TV_YCout$  pin will provide the luminance signal output from the selected source. The chroma output will be provided on the  $TV_R$  pin. The video source for SVHS mode can be either the auxiliary port or the encoder port. When the auxiliary port is selected as the video source, the video on  $Aux_R$  will be provided at the  $TV_R$  output pin and the  $Aux_YC$  video will be provided at the  $TV_YCout$  pin.

The device will support SVHS mode for three encoder interface formats. The first encoder interface format accepts chroma signals on the  $Enc_C$  pin and luma signals on the  $Enc_Y$  pin for the "SVHS, Enc 1" mode. The second format will receive chroma information on the  $Enc_B$  pin and luma information on  $Enc_G$ . This format is designated "SVHS, Enc 2". The third format will receive chroma information from the  $Enc_R$  pin and luma information from the  $Enc_G$  pin. This mode is designated "SVHS, Enc 3".

When the SVHS mode is selected, the DC restore on the  $TV_R$  pin will average to approximately 1.68 VDC at the output pin. The DC restore circuit will act to position the blank level to 0.6 V at the  $TV_YCout$ video output load. The  $TV_G$  and  $TV_B$  outputs will be set to 0 VDC when the SVHS mode is active.

#### **RF MODULATOR OUTPUT**

The device provides an output, *Mod\_YC*, to drive an external RF modulator. This output is driven by the *Enc\_YC* input at all times.

#### **TV VIDEO MUTE**


All TV video outputs can be simultaneously disabled by programming the lower three (3) bits in Register 1. The power-up default condition is xxxx111, which sets all TV video outputs to 0 VDC and switches the TV audio outputs to *Aux\_Lin/Aux\_Rin*. Setting these bits to xxxx110 will also mute the TV video outputs and switch the TV audio outputs to *Lin/Rin*.

#### **AUXILIARY COMPOSITE OUTPUT**

The auxiliary port includes a composite video output pin ( $AUX\_YCout$ ) that is typically connected to the "Video Out" pin on an auxiliary SCART connector. Bits 3-5 in Register 1 determine the source for the  $AUX\_YCout$  pin. When these bits are set to xx000xxx, the video source will be the *Enc\_B* input. When these bits are set to xx001xxx, the video source will be the *Enc\_YC* input.

#### AUXILIARY SVHS OUTPUT MODE

The device also includes an output pin (*Aux\_Cout*) that provides a chroma output to Pin 15 (RED) on the auxiliary SCART connector. When connected with the Aux\_R pin, this forms a bi-directional port as shown in the following diagram:



Using this configuration, the device will support SVHS mode for three encoder interface formats. The first encoder interface format will receive chroma information from the *Enc\_C* pin and luma information from the *Enc\_Y* pin. This format is designated "SVHS, Enc 1". The second format will receive chroma information on the *Enc\_B* input and luma information on *Enc\_G*. This format is designated "SVHS, Enc 2". The third format will receive chroma information from the *Enc\_R* pin and luma information from the *Enc\_G* pin. This mode is designated "SVHS, Enc 3" on the serial port register table.

When the SVHS mode is selected, the DC restore on the *Aux\_Cout* pin will average to approximately 0.9 VDC at the video output load. The DC restore on the *Aux\_YCout* pin will set the blank level to 0.6 V at the video output load.

#### AUXILIARY VIDEO MUTE

All auxiliary video outputs can be simultaneously disabled by programming Bits 3-5 in Register 1. The power-up default condition is xx111xxx, which sets all auxiliary video outputs to 0 VDC and switches the auxiliary audio outputs to *Lin/Rin*. Setting these bits to xx110xxx will also mute the auxiliary video outputs.

#### **FUNCTION SWITCHING**

The device provides functions switching pins for both the auxiliary ( $Aux\_Fnc$ ) and TV ( $TV\_Fnc$ ) SCART ports. Both of these pins are bi-directional. The direction of the pins is determined by setting bits in Register 2 according to the following table:

Bits	Aux_Fnc	TV_Fnc
xxxx <b>00</b> xx	output	output
xxxx01xx	output	input
xxxx10xx	input	output
xxxx11xx	Passthru I/O	Passthru O/I

For the case where Register 2 is set to xxxx11xx, the input signal on the *Aux\_Fnc* pin is passed directly through to the *TV\_Fnc* pin as an output, or vice versa. This mode is useful for supporting a system power down mode where all signals from the auxiliary port are passed directly through to the TV port.

When a function pin is set as an input, the voltage on that pin is applied to an internal comparitor. The comparitor sense the voltage on the input pin and sets the two (2) LSBs in the read register according to the following table:

Input voltage	Bits	Function		
< 4.0 V	xxxxxx00	Normal TV		
4.0 to 8.0V	xxxxxx01	16:9 aspect		
>8.0 V	xxxxxx10	Peritelevision		

When a function pin is set as an output, the output level for the pin is determined by the state of the two LSBs Register 2, according to the following table:

Bits	Output voltage	Function		
xxxxxx <b>00</b>	~0 V	Normal TV		
xxxxxx01	~6 V	16:9 aspect		
xxxxxx10	~ 11 V	Peritelevision		
xxxxxx11	~ 11 V	Peritelevision		

The function output circuit includes short circuit protection. When a function pin is in the 6V or 11V output mode, if the SCART connection is shorted to ground, then the output is disabled. Likewise, when a function pin is in the 0V output mode, if the SCART connection is connected to a voltage source, then the output is disabled. The load for the function outputs is designed to be 10k or higher.

Note that both the *Aux\_Fnc* pin and the *TV\_Fnc* pin can be set as outputs simultaneously, however they will have the same output voltage.




Figure 2: 5002B Audio Switching Block Diagram

#### SCART AUDIO SWITCHING

The audio inputs are considered to be associated with the respective video inputs. As a result, the video selection determines which audio signals will be switched to a given SCART output. Refer to the serial port register table for more information. Also see the audio switching block diagram shown in Figure 2.

The 5002B provides inputs for the auxiliary audio source (*Aux\_Lin/Aux\_Rin*) and the stereo DAC associated with the video encoder inputs (*Lin/Rin*).

#### **TV AUDIO OPERATION**

The audio source for the TV port is selected in concert with the video source using the three (3) LSBs of Register 1. The selected audio signals are input to internal multiplexers that allow the user to select between mono and stereo output options. Bits 4 and 5 of Register 3 control the stereo/mono selection according to the following table:

Bit 5	Bit 4	TV_Lout source	TV_Rout source
0	0	left input	right input
0	1	left + right	left + right
1	0	left input	left input
1	1	right input	right input

At power-up, these bits default to 00 putting the device in the stereo mode. The outputs of these multiplexers are then passed through a pair of programmable attenuators that are controlled by the two (2) MSBs of Register 4. These register bits provide the following control of the left and right audio channels:

Bit 7	Bit 6	Left and right channel levels
0	0	attenuation = 0 dB
0	1	attenuation = 20 dB
1	Х	Both channels disabled

The output of these attenuators are then summed with an audio signal created by summing two additional audio inputs. These additional audio inputs are labeled *Audio1* and *Audio2* on the block diagram. The purpose of these pins is to allow externally generated tones to be mixed with the TV audio signal source.

The state of these two inputs is controlled by Bits 3-5 of Register 4. At power-up reset, Bit 3 is set to a high level (1) which disables the *Audio1* input. Setting this bit low (0) enables the input. The *Audio2* input passes through a programmable attenuator prior to being summed with the *Audio1* input. Bits 4 and 5 of Register 4 control the level of *Audio2* according to the following table:

Bit 5	Bit 4	Audio2 Mode
0	0	Audio 2 level = 0 dB attenuation
0	1	Audio 2 level = 20 dB attenuation
1	х	Audio 2 input disabled

At power-up, Bits 4 and 5 are set high (11) so that the input is disabled. The sum of the *Audio1* and *Audio2* signals is then internally summed with each of the left and right TV audio signals.

**Volume Control:** The resulting left and right TV audio channels are then passed through a volume control circuit. The lower 6-bits in serial port Register 0 set a programmable attenuation level. The attenuation is linear at 1 dB per step with a setting of xx000000 producing 0 dB attenuation and a setting of xx011111 producing 31 dB of attenuation.

**TV SCART Audio Outputs:** The first pair of signals is labeled  $TV\_Lout$  and  $TV\_Rout$  on the block diagram.  $TV\_Lout$  and  $TV\_Rout$  are typically used to drive the TV SCART audio pins. These outputs also have an internal multiplexer that allows the user to select TV audio either before or after the internal volume control function. When Bit 0 in Register 4 is set low (0), the volume control is used. When this bit is set high (1), the volume control is bypassed. The power-up default state is volume control active.

**TV Audio Line Outputs:** The second pair of signals is labeled *Lout* and *Rout* on the block diagram. *Lout* and *Rout* are standard line outputs. The *Lout/Rout* outputs have an internal multiplexer that allows the user to select TV audio either before or after the internal volume control function. When Bit 1 in Register 4 is set low (0), the volume control is used. When this bit is set high (1), the volume control is bypassed. The power-up default state is volume control active.

**RF Mono Output:** The *Lin* and *Rin* input signals are summed internally to generate a mono audio signal for an external RF modulator. This output is labeled *Mod\_mono*. This mono signal can also be mixed with the *Audio1* and *Audio2*. The switching of the *Audio1* and *Audio2* signals on this pin is controlled by the same bits that control the TV audio outputs. The internal summing circuit is before the volume control mux so the *Mod\_mono* output level cannot be adjusted.

**TV Audio Mute:** A mute function is provided for all *TV* audio outputs. The mute function is controlled by setting Bit 6 in Register 0. When this bit is set to a high state(1), all *TV* audio outputs are attenuated to at least -60 dB. This will be the default condition at power-up. When the bit is set to a low state(0), the audio path will be in normal operating mode. This bit can be set independent of the volume control such that the outputs can be muted before any change in volume, or any switching of audio sources.

#### **AUXILIARY AUDIO OPERATION**

The auxiliary port includes stereo audio outputs for a SCART connector (*Aux\_Lout*, *Aux\_Rout*). The audio inputs *Lin* and *Rin* are the only sources that can be switched to the auxiliary audio outputs for the 5002B device. The audio inputs are switched in concert with the associated video inputs according to Bits 3-5 in Register 1.

Internal multiplexers allow the *Aux\_Lout* and *Aux\_Rout* outputs to be configured into either stereo or mono audio outputs. The two MSBs of Register 3 control the stereo/mono selection according to the following table:

Bit 7	Bit 6	Aux_Lout	Aux_Rout
		source	source
0	0	Lin	Rin
0	1	Lin+Rin	Lin+Rin
1	0	Lin	Lin
1	1	Rin	Rin

At power-up, these bits default to 00 putting the device in the stereo mode.

The auxiliary audio outputs can be muted by setting the MSB in Register 0. This bit is set high(1) at power-up causing the outputs to be muted. Setting this bit low(0) enables all auxiliary audio outputs.

#### DIGITAL OUTPUTS

The 5002B provides two programmable digital outputs, *DO\_0* and *DO\_1*. These pins are general purpose outputs programmed by setting Bit 0 and 1 in Register 3. Setting the register bits to 0 puts these outputs in the logic low state. Setting the register bits to 1 puts the outputs in the logic high state. Internal pull-up resistors (approximately 30k) are included on these pins.

#### SERIAL PORT DEFINITION

Internal functions of the device are monitored and controlled by a standard inter-IC ( $I^2C$ )bus. The serial port operates in a slave mode only and can be written to or read from. The default address of the device is 1001000x.

#### DATA TRANSFERS

A data transfer starts when the SDATA pin is driven from HIGH to LOW by the bus master while the SCLK pin is HIGH. On the following eight clock cycles, the device receives the data on the SDATA pin and decodes that data to determine if a valid address has been received. The first seven bits of information are the address with the eighth bit indicating whether the cycle is a read (bit is HIGH) or a write (bit is LOW). If the address is valid for this device, on the falling SCLK edge of the eighth bit of data, the device will drive the SDATA pin low and hold it LOW until the next rising edge of the SCLK pin to acknowledge the address transfer. The device will continue to transmit or receive data until the bus master has issued a stop by driving the SDATA pin from LOW to HIGH while the SCLK pin is held HIGH

**Write Operation:** When the read/write bit (bit 8) is LOW and a valid address is decoded, the device will receive data from the *SDATA* pin. The device will continue to latch data into the registers until a stop condition is detected. The device generates an acknowledge after each byte of data written.

**Read Operation:** When the read/write bit (bit 8) is HIGH and a valid address is decoded, the device will transmit the data from the internal register on the following eight *SCLK* cycles. Following the transfer of the register data and the acknowledge from the master, the device will release the data bus.

**Reset:** At power-up the serial port defaults to the states indicated in boldface type. The device also responds to the system level reset that is transmitted through the serial port. When the master sends the address 00000000 followed by the data 00000110, the device resets to the default condition. The device also generates an acknowledge.

#### Serial Port Register Tables Read register Device Address = 10010001

FUNCTION	BITS	DESCRIPTION
Function Control Input	xxxxxx00 xxxxxx01 xxxxxx10	TV_Fnc or AUX_Fnc pin level = Level 0 (~0V) TV_Fnc or AUX_Fnc pin level = Level 1A (~6.0V) TV_Fnc or AUX_Fnc pin level = Level 1B (~12V)
TV_YCout video sync	xxxxx0xx xxxxx1xx	TV ycout: no sync pulse present TV ycout: sync pulse present
AUX_YCout video sync	xxxx0xxx	AUX ycout: no sync pulse present
	xxxx1xxx	AUX ycout: sync pulse present
Device ID code	0010xxxx	This code identifies the device type as the 5002B

#### Write Registers: Device Address = 10010000 (Bold indicates default setting) Register 0: Audio Control Register A

FUNCTION	BITS	DESCRIPTION				
TV Volume Control	xx <b>000000</b>	TV audio volume = normal (0 dB attenuation)				
	xx011111	TV audio volume = minimum (31 dB attenuation)				
TV audio mute	x0xxxxxx	TV audio (TV_Lout/TV_Rout, Lout/Rout, Mod_mono) output = normal				
		audio output				
	x <b>1</b> xxxxxx	TV audio ( <i>TV_Lout/TV_Rout, Lout/Rout, Mod_mono</i> ) output = Muted				
		by 60 dB				
AUX audio mute	0xxxxxxx	AUX audio (AUX_Lout/AUX_Rout) output = normal audio output				
	1xxxxxxx	AUX audio ( <i>AUX_Lout/AUX_Rout</i> ) output = Muted by 60 dB				

Bits	TV_R TV_G TV_B TV_YC Mod_YC L,Rou						L,Rout	
xxxxx000	Enc_R	Enc_G	Enc_	Enc_B Enc_YC		Enc_YC		Lin, Rin
xxxxx001	Aux_R Aux_G Aux		B	Aux_YC Enc_Y		C_YC	AuxLin,Rin	
xxxxx010			/	Enc_Y			Lin, Rin	
xxxxx011	Enc_B	0V	0\	/	Enc_G	End	c_YC	Lin, Rin
xxxxx100	Enc_R	0V	0\	/	Enc_G	End	C_YC	Lin, Rin
xxxxx101	Aux_R	0V	0\	/	Aux_YC	End	c_YC	AuxL,Rin
xxxxx110	0V	0V	0\	0V 0V		(	V	Lin, Rin
xxxxx 111	0V	0V	0٧	ov ov		(	V	AuxL,Rin
Bits	Aux_Cout Aux_YCout			Aux_Lout, Rout				
xx000xxx	off			Enc_B		Lin, Rin		
xx001xxx		off		Enc_YC		Lin, Rin		
xx010xxx		off		Enc_YC		Lin, Rin		
xx011xxx	E	nc_C		Enc_Y			Lin, Rin	
xx100xxx	E	nc_B		Enc_G			Lin, Rin	
xx101xxx	E	nc_R		Enc_G		Lin, Rin		
xx110xxx		0V		0V		Lin, Rin		
xx <b>111</b> xxx	<b>0V 0V</b> Lin, Rin					₋in, Rin		
Bits	Description							
x <b>0</b> xxxxxx	Reserved	, set to 0 f	or nor	mal	operation			
<b>0</b> XXXXXXXX	RGB sync /DC restore source = RGB							
	xxxxx000 xxxxx001 xxxxx010 xxxxx010 xxxxx100 xxxxx101 xxxxx110 xxxxx111 Bits xx000xxx xx001xxx xx010xxx xx010xxx xx100xxx xx101xxx xx101xxx xx110xxx xx111xxx xx110xxx xx111xxx	xxxxx000 Enc_R   xxxxx001 Aux_R   xxxxx010 Enc_C   xxxxx011 Enc_B   xxxxx100 Enc_R   xxxxx101 Aux_R   xxxxx101 Aux_R   xxxxx110 OV   xxxxx111 OV   Bits Aux   xx000xxx XX001xxx   xx010xxx Enc_R   xx100xxx Enc_R   xx100xxx Enc_R   xx101xxx Enc_R   xx101xxx Enc_R   xx110xxx Enc_R   xx110xxx Enc_R   xx110xxx Enc_R   xx111xxx Enc_R   Bits Description   x0xxxxxxx RGB synd	xxxxx000 Enc_R Enc_G   xxxxx001 Aux_R Aux_G   xxxxx010 Enc_C 0V   xxxxx011 Enc_B 0V   xxxxx100 Enc_R 0V   xxxxx101 Aux_R 0V   xxxxx101 Aux_R 0V   xxxxx111 0V 0V   xx000xxx off   xx001xxx off   xx010xxx off   xx010xxx Enc_C   xx111xxx Enc_B   xx101xxx Enc_R   xx110xxx 0V   xx111xxx 0V   xx110xxx Enc_R   xx111xxx Reserved, set to 0 f	xxxxx000 Enc_R Enc_G Enc_X   xxxxx001 Aux_R Aux_G Aux_X   xxxxx010 Enc_C 0V 0V   xxxxx010 Enc_R 0V 0V   xxxxx100 Enc_R 0V 0V   xxxxx100 Enc_R 0V 0V   xxxxx101 Aux_R 0V 0V   xxxxx111 0V 0V 0V   xx000xxx off xx001xxx 0ff   xx010xxx off xx010xxx 0ff   xx100xxx Enc_R xx10 xx10   xx101xxx Enc_R xx10 xx11   0V 0V V XXXXX   8its Description XX110   xx111xxx RGB sync /DC restore synce Synce	xxxxx000 Enc_R Enc_G Enc_B   xxxxx001 Aux_R Aux_G Aux_B   xxxxx010 Enc_C 0V 0V   xxxxx011 Enc_B 0V 0V   xxxxx100 Enc_R 0V 0V   xxxxx100 Enc_R 0V 0V   xxxxx100 Enc_R 0V 0V   xxxxx110 Aux_R 0V 0V   xxxxx111 0V 0V 0V   xxx000xxx off xx000V 0V   xx001xxx off stant stant   xx010xxx off stant stant   xx100xxx Enc_B stant stant   xx100xxx Enc_R stant stant   xx110xxx Enc_R stant stant   xx110xxx OV stant stant   xx110xxx OV stant stant   xx110xxx Reserved, set to 0 for normal Oxxxxxxx	xxxxx000Enc_REnc_G $Enc_B$ Enc_YCxxxxx001Aux_RAux_GAux_BAux_YCxxxxx010Enc_C0V0VEnc_Yxxxxx011Enc_B0V0VEnc_Gxxxx100Enc_R0V0VEnc_Gxxxx101Aux_R0V0VAux_YCxxxx1110V0V0V0Vxxxx1110V0V0V0Vxx000xxx0FfEnc_BEnc_YCxx011xxx0ffEnc_CEnc_YCxx011xxx0ffEnc_PCxx011xxxEnc_CEnc_YCxx101xxxEnc_CEnc_YCxx101xxx0V0Vxx101xxxEnc_CEnc_Gxx101xxx0V0VBitsDescription0Vxx111xxxRGB sync /DC restore source = RGB	xxxxx000Enc_REnc_GEnc_BEnc_YCEnc xcxxxxx011Aux_RAux_GAux_BAux_YCEnc xcxxxxx010Enc_C0V0VEnc_YEnc xcxxxxx101Enc_B0V0VEnc_GEnc xcxxxx110Enc_R0V0VAux_YCEnc xcxxxx110Aux_R0V0VAux_YCEnc xcxxxx1110V0V0V0V0VBitsAux_CoutAux_YCoutAux_YCoutxx001xxxoffEnc_BEnc_YCxx011xxxEnc_CEnc_YCxx100xxxEnc_BEnc_YCxx100xxx0ffEnc_Gxx101xxxEnc_BEnc_Gxx101xxxEnc_REnc_Gxx110xxx0V0V0Vxx111xxx0V0VBitsDescriptionx0xxxxxxRGB sync /DC restore source = RGB	xxxxx000Enc_REnc_GEnc_BEnc_YCEnc_YCxxxxx001Aux_RAux_GAux_BAux_YCEnc_YCxxxxx010Enc_C0V0VEnc_YEnc_YCxxxxx011Enc_B0V0VEnc_GEnc_YCxxxx100Enc_R0V0VEnc_GEnc_YCxxxx111Aux_R0V0VAux_YCEnc_YCxxxx1110V0V0V0V0VBitsAux_CoutAux_YCoutAux_xx000xxxoffEnc_YCInc_YCxx011xxxoffEnc_BInc_YCxx011xxxEnc_CEnc_YCInc_YCxx101xxxEnc_CEnc_YCInc_YCxx101xxxEnc_CEnc_YCInc_YCxx101xxxEnc_CEnc_GInc_YCxx111xxx0V0V0VInc_YCBitsDescription0V0VInc_YCxx111xxxInc_RInc_YCInc_YCxx101xxxEnc_BEnc_GInc_YCxx111xxx0V0V0VInc_YCBitsDescriptionInc_YCInc_YCx0xxxxxxRGB sync/DC restore source = RGBRGB

### Register 1: Audio/Video Control Register; audio/video source select bits

#### Register 2: Video Control Register; video function bits

Function	Bits	Description		
Function Control Output	xxxxxx00	Level 0; normal TV output (Function Voltage = 0V)		
Voltage	xxxxxx01	Level 1A; 16:9 aspect ratio (Function Voltage = 6V)		
-	xxxxxx10	Level 1B; Peritelevision output mode (Function Voltage = 11V)		
	xxxxxx11	Level 1B; Peritelevision output mode (Function Voltage = 11V)		
Function Pins Control*				
	xxxx01xx	Aux_Fnc pin = output, TV_Fnc pin = input		
	xxxx10xx	Aux_Fnc pin = input, TV_Fnc pin = output		
	xxxx11xx	Signals will pass through from Aux_Fnc to TV_Fnc or vice versa.		
RGB Gain Control	xx <b>00</b> xxxx	RGB output amplifier gain = normal		
	xx01xxxx	RGB output amplifiers attenuated by 10%		
	xx10xxxx	RGB output amplifiers attenuated by 20%		
	xx11xxxx	RGB output amplifiers attenuated by 30%		
BLANK output selection	<b>00</b> xxxxxx	BLANK = ABLANK		
	01xxxxxx	BLANK = EBLANK		
	10xxxxxx	BLANK = 0V		
	11xxxxxx	BLANK = 4V @ IC output pin		

\* Function pin voltages: (I) in output mode are defined by the two LSB of register 2, (II) in input mode set the state of the two LSB of the read register.

Digital read is not meaningful in the pass-through mode( xxxx11xx ).

Function	Bits	Description		
D0 output control	xxxxxxx0	D0 output = 0 (low)		
	xxxxxxx1	D0 output = 1 (high)		
D1 output control	xxxxxx <b>0</b> x	D1 output = 0 (low)		
	xxxxxx1x	D1  output = 1  (high)		
Not used	xxxx <b>00</b> xx	Reserved, set to 0 for normal operation		
TV Stereo/mono control xx00xxxx TV audio mode: stereo				
	xx01xxxx	TV audio mode: mono (sum L+R) on both TV_Lout/TV_Rout		
	xx10xxxx	TV audio mode: L channel on both TV_Lout/TV_Rout		
	xx11xxxx	TV audio mode: R channel on both TV_Lout/TV_Rout		
Aux Stereo/mono control	<b>00</b> xxxxxx	Aux audio mode: stereo		
	01xxxxxx	Aux audio mode: mono (sum L+R) on both Aux_Lout/Aux_Rout		
	10xxxxxx Aux audio mode: L channel on both Aux_Lout/Aux_Rout			
	11xxxxxx	Aux audio mode: R channel on both Aux_Lout/Aux_Rout		

#### Register 3: Audio control register B

Function	Bits	Description	
TV volume control select 1	xxxxxx <b>0</b>	Volume control on TV_Lout, TV_Rout	
	xxxxxxx1	TV_Lout, TV_Rout bypass the volume control	
TV volume control select 2	xxxxxx <b>0</b> x	Volume control on Lout, Rout	
	xxxxxx1x	Lout, Rout bypass the volume control	
Not used	xxxxx <b>0</b> xx	Reserved, set to 0 for normal operation	
Audio1 control	xxxx0xxx	Audio1 input is active	
(Note 1)	xxxx1xxx	Audio1 input disabled	
Audio2 control	xx00xxxx	Audio2 level = 0 dB attenuation	
	xx01xxxx	Audio2 level = 20 dB attenuation	
	xx1xxxxx	Audio2 input disabled	
TV source mixer control <b>00</b> xxxxxx <b>TV source = 0 dB attenuation</b> (bypass attenuator/summing r		TV source = 0 dB attenuation (bypass attenuator/summing node)	
(Note 2)	01xxxxxx TV source level = 20 dB attenuation		
	1xxxxxxx	TV source disabled	

#### Register 4: Audio control register C

- Note 1 Audio1 exhibits excessive DC offset in the disabled state( xxxx1xxx ). This DC offset can propagate to audio outputs Lout, Rout, TV\_Lout and TV\_Rout if care is not taken. There are two ways to avoid excessive DC offset at the audio outputs:
  - 1. Activate Audio1 with register setting xxxx0xxx. The input pin can be either left floating or actively driven, or
  - 2. Bypass attenuator 'A' and the summing node with register code 00xxxxxx. By bypassing the summing node, the offset at Audio1 will be blocked from the audio path. In this case, the state of Audio1 control does not impact output DC offset.
- Note 2 This effects both the TV audio outputs (TV\_Lout, TV\_Rout, Lout, Rout) and the Mod\_mono audio output.

### SCART Switching Table

INPUT PINS	OUTPUT PIN
Aux_R: Red input from Aux port	TV_R: Red video output to TV or SVHS chroma output to TV port
Enc_R: Red input from Enc port	
Enc_B: Optional chroma input from Enc port	
Enc_C: Chroma input from Enc port	
Aux_G: Green input from Aux port	TV_G: Green video output to TV port
Enc_G: Green input from Enc port	
Aux_B: Blue input from AUX SCART	TV_B: Blue video output to TV port
Enc_B: Blue input from Enc port	
ABLANK: Blanking input from Aux port	BLANK: TV blanking output for RGB
EBLANK: Blanking input from Enc port	(also can output 0V or 4V at this pin)
Aux_YC: Composite input from Aux port	TV_YCout: Composite video, RGB sync, or Luma output to TV port
Enc_YC: Composite input from Enc port	
Enc_Y: Luma input from Enc port	
Enc_G: Optional luma input from Enc port	
Enc_YC: Composite input from Enc port	Mod_YC: Composite output to RF modulator
Enc_C: Chroma input from Enc port	Aux_Cout: Chroma output to auxiliary port
Enc_R: Optional chroma input from Enc port	
Enc_B: Optional chroma input from Enc port	
Enc_YC: Composite input from Enc port	Aux_YCout: Composite video output to auxiliary port
Enc_B: Optional composite input from Enc port	
Enc_G: Optional luma input from Enc port	
Enc_Y: Luma input from Enc port	
Aux_Lin: Left audio input from Aux port	Lout: Left audio output to RCA jack
Lin: Left audio input from audio DAC	
Audio1: External audio source	
Audio2: External audio source	
Aux_Lin: Left audio input from Aux port	TV_Lout: Left audio output to TV port
Lin: Left audio input from audio DAC	
Audio1: External audio source	
Audio2: External audio source	
Lin: Left audio input from audio DAC	Aux_Lout: Left audio output to auxiliary port
Aux_Rin: Right audio input from Aux port	Rout: Right audio output to RCA jack
Rin: Right audio input from audio DAC	
Aux_Rin: Right audio input from Aux port	TV_Rout: Right audio output to TV port
Rin: Right audio input from audio DAC	
Rin: Right audio input from audio DAC	Aux_Rout: Right audio output to auxiliary port
Rin: Right audio input from audio DAC	Mod_mono: Mono audio output to RF modulator.
Lin: Left audio input from audio DAC	
Audio1: External audio source	
Audio2: External audio source	

NAME	TYPE	DESCRIPTION
Analog Pins		
ABLANK	I	Auxiliary Blanking Input: In a typical system, this pin is connected to the RGB status pin (pin 16) from the auxiliary SCART connector.
Aux_R	I	Auxiliary Red Input: In a typical system, this pin is connected to the RED input pin (pin 15) of the auxiliary SCART connector. This input can be selected as the signal source for the $TV_R$ output pin.
Aux_G	I	Auxiliary Green Input: In a typical system, this pin is connected to the GREEN input pin (pin 11) of the auxiliary SCART connector. This input can be selected as the signal source for the $TV_G$ output pin.
Aux_B	I	Auxiliary Blue Input: In a typical system, this pin is connected to the BLUE input pin (pin 7) of the auxiliary SCART connector. This input can be selected as the signal source for the $TV_B$ output pin.
Aux_Fnc	I/O	Auxiliary Function Pin: This is a bi-directional pin. As an input, it digitizes the analog voltage on the auxiliary SCART function pin. As an output, it puts out one of three voltage levels to the auxiliary SCART function pin.
Aux_YC	I	Auxiliary Video Input: In a typical system, this pin is connected to the composite video input pin (pin 20) of the auxiliary SCART connector. This input can be selected as the signal source for the <i>TV_YCout</i> .
Aux_Lin	I	Auxiliary Left Audio Input: In a typical system, this pin is connected to the L Audio Output pin (pin 3) of the auxiliary SCART connector. This input can be selected as the signal source for the <i>TV_Lout</i> .
Aux_Rin	I	Auxiliary Right Audio Input: In a typical system, this pin is connected to the R Audio Output pin (pin 1) of the auxiliary SCART connector. This input can be selected as the signal source for the <i>TV_Rout</i> .
EBLANK	I	Encoder Blanking Input: In a typical system, this pin is connected to the blanking signal from the external video encoder device.
Enc_R	I	Encoder Red Input: In a typical system, this pin is connected to the RED output pin from the external video encoder device. This input can be selected as the signal source for the $TV_R$ output pin.
Enc_G	I	Encoder Green Input: In a typical system, this pin is connected to the GREEN output pin from the external video encoder device. This input can be selected as the signal source for the $TV_G$ output pin.
Enc_B	I	Encoder Blue Input: In a typical system, this pin is connected to the BLUE output pin from the external video encoder device. This input can be selected as the signal source for the $TV_B$ output pin.

### **PIN DESCRIPTIONS** (Pins marked N/C should be left unconnected during normal use.)

### PIN DESCRIPTIONS (continued)

NAME	TYPE	DESCRIPTION
Enc_YC	Ι	Encoder Video Input: In a typical system, this pin is connected to the composite video output pin from the external video encoder device. This input can be selected as the signal source for the <i>AUX_YCout</i> , <i>TV_YCout</i> and/or <i>Mod_YC</i> pins.
Enc_Y	Ι	Encoder Luma Input: In a typical system, this pin is connected to the composite video output pin from the external video encoder device. In SVHS mode, this input can be selected as the signal source for the <i>TV_YCout</i> pin and/or the <i>Aux_YCout</i> pin.
Enc_C	Ι	Encoder Chroma Input: In a typical system, this pin is connected to the $TV_R$ output pin from the external video encoder device. In the SVHS mode, this input can be selected as the signal source for the $TV_R$ pin and/or the <i>Aux_Cout</i> output pin.
Lin	Ι	Left Audio Input: In a typical system, this pin is connected to the left audio output pin of the external audio DAC. This input can be selected as the signal source for the <i>TV_Lout</i> and/or <i>Aux_Lout</i> pins.
Rin	Ι	Right Audio Input: In a typical system, this pin is connected to the right audio output pin of the external audio DAC. This input can be selected as the signal source for the <i>TV_Rout</i> and/or <i>Aux_Rout</i> pins.
Audio 1	Ι	External tone input: This pin accepts an external tone that can be output to the TV audio outputs.
Audio 2	Ι	External tone input: This pin accepts an external tone that can be output to the TV audio outputs.
Aux_YCout	0	Auxiliary Video Output: This pin is the composite video output to the auxiliary SCART connector (pin 19). In the SVHS mode, this pin is the luma output.
Aux_Lout	0	Auxiliary Left Audio Output: This pin is the output to the left channel audio (pin 3) of the auxiliary SCART connector.
Aux_Rout	0	Auxiliary Right Audio Output: This pin is the output to the right channel audio (pin1) of the auxiliary SCART connector.
BLANK	0	Blanking output: This output provides the blanking signal to the TV SCART connector (pin 16). This signal is either the blanking signal from the auxiliary SCART connector ( <i>ABLANK</i> ) or the external video encoder ( <i>EBLANK</i> ).
Lout	0	Left Audio Output: This pin is the output to the left channel audio RCA jack.
Rout	0	Right Audio Output: This pin is the output to the right channel audio RCA jack.
Mod_Mono	0	Mono Audio Output: This pin is sum of Lin & Rin audio inputs. It is typically used as the audio output to an external RF modulator.

### PIN DESCRIPTIONS (continued)

NAME	TYPE	DESCRIPTION
Aux_Cout	0	Aux Chroma Output: This output provides a chroma signal to the auxiliary SCART connector to support SVHS operation. This pin is typically AC coupled to pin 15 of the auxiliary SCART connector. When the S-video mode is selected, a chroma signal from the video encoder is output to this pin.
Mod_YC	0	TV Modulator Video Output: This pin provides composite video for an external RF modulator. The signal on this pin is provided by the <i>Enc_YC</i> input pin.
TV_YCout	0	TV Video Output: This pin is the composite video output to the TV SCART connector (pin 19). In the SVHS mode, this pin provides luminance information.
TV_R	0	TV Red Output: This pin provides Red video to the TV SCART connector (pin 15). In SVHS mode, this pin provides the chroma information.
TV_G	0	TV Green Output: This pin provides Green video to the TV SCART connector (pin 11).
TV_B	0	TV Blue Output: This pin provides Blue video to the TV SCART connector (pin 7).
TV_Lout	0	TV Left Audio Output: This pin is the output to the left channel audio (pin 3) of the TV SCART connector.
TV_Rout	0	TV Right Audio Output: This pin is the output to the right channel audio (pin1) of the TV SCART connector.
TV_Fnc	I/O	TV Function Pin: This is a bi-directional pin. As an input, it digitizes the analog voltage on the TV SCART function pin. As an output, it puts out one of three voltage levels to the TV SCART function pin.
<b>Digital Pins</b>		
DO_0	0	Digital Output 0: This pin is a general purpose output that is controlled by serial port register.
DO_1	0	Digital Output 1: This pin is a general purpose output that is controlled by serial port register.
SCLK	I	Serial Clock Input: This pin accepts a serial port clock input signal.
SDATA	I/O	Serial Data Input: This is a tri-state pin that receives or transmits serial data.
Power/Grou	nd Pins	
VCC	-	+5 VDC power inputs.
VEE	-	-5 VDC power inputs.
VDD	-	+12 VDC power input for function switching
Vref	-	Internal voltage reference, bypass pin. Add capacitor 0.01 µF to ground.
GND	-	Ground for all blocks.
Rbias	-	Bias point of internal current generator. Add resistor 10.0k to ground.
Tgen	-	Reference point for internal timing circuit. Add capacitor 470 pF to ground.

### **ELECTRICAL SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS

Operation beyond the maximum ratings may damage the device

PARAMETER	RATING		
Storage temperature	-55 to 150 °C		
Junction operating temperature	+150 °C		
Positive supply voltages	-0.3V < VCC < 6V; VCC - 0.3V < VDD < 13V		
Negative supply voltages	-6 < VEE < +0.3V		
Voltage applied to Digital Inputs	Gnd-0.3V to VCC+0.3 V		
audio/video input pins	VEE-0.3V to VCC+0.3 V		
function input pins (300 $\Omega$ source )	Gnd-0.3V to +15 V		

**SPECIFICATIONS**: Unless otherwise specified:  $0^{\circ}$  < Ta < 70  $^{\circ}$ C; power supplies VCC = +5.0 V ±5%, VEE = -5.0 V ±5%, VDD = 12.0 V ±5%.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
<b>OPERATING CHARACTERIS</b>	TICS				
Power Supply Currents	All outputs loaded VCC (+5 VDC) VEE (-5 VDC)	-65	130 45	150	mA mA
	VDD (+12 VDC)		18	28	mA
PSRR	f <sub>in</sub> = 100 Hz, 0.3 Vpp on VCC/ VEE	40			dB
Switch time	From serial data acknowledge		2.0		μsec
Serial Port Timing (set by I	<sup>2</sup> C controller)				
SCLK Input Frequency				400	kHz
SCLK LOW time (tcl)		1.3			μsec
SCLK HIGH time (tch)		0.6			μsec
Rise time (trt)	SCLK and SDATA			300	nsec
Fall time (t <sub>FT</sub> )	SCLK and SDATA			300	nsec
Data set-up time* (tpsu)	SDATA change to SCLK HIGH	100			nsec
Data hold time* (tDH)	SCLK LOW to SDATA change	0			nsec
Start set-up time (tssu)		0.6			μsec
Start hold time (tsH)		0.6			μsec
Stop set-up time ( tPSU )		0.6			μsec
Glitch rejection	maximum pulse on SCLK and/or SDATA			50	nsec
* These specifications also a	pply to an acknowledge generated by the	he device.			

Digital I/O Characteristics (SC	LK, SDATA)				
PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
High level input voltage		0.7* VCC		VCC+0.3	V
Low level input voltage		GND-0.3		0.3* VCC	V
High level input current	Vin = Vcc - 1.0V	-10		10	μA
Low level input current	Vin = 1.0V	-10		10	μA
Low level output voltage (SDATA)	I <sub>OL</sub> = 3 mA			0.4	V
Fall time (t <sub>FT</sub> )(SDATA) acknowledge or read	$V_{IH}$ MIN to $V_{IL}$ Max with $CL = 400 \text{ pF}$			250	nsec
Digital I/O Characteristics (DC	_0, DO_1, TV_Fnc, Aux_Fnc)			· · ·	
Digital output sink current 4.5k pullup	DO_0, DO_1, Register bits read 0		1.0		mA
Digital output fall time	$R_{pullup} = 10 \text{ k}\Omega, C_{L} = 15 \text{ pF}$		100		nsec
TV_Fnc or Aux_Fnc output level 10 k or open load	Register 2 = xxxxxx00 Register 2 = xxxxxx01 Register 2 = xxxxxx10 or 11	0.0 4.9 10.0	1.0 6.0 10.5	1.2 6.5 VDD	V V V
TV-Fnc or AUX_Fnc input levels	Read Register= xxxxx00 Read Register= xxxxx01 Read Register= xxxxx10	0.0 4.5 9.5		2.0 7.0 VDD	V V V


**Video Characteristics -** Unless otherwise noted, typical output loading on all video outputs is  $137\Omega$ . All video outputs are capable of withstanding a sustained 620hm load to ground without damage.

	5 5		•		
Input impedance	All video inputs	100			kΩ
Input dynamic range	f <sub>in</sub> = 100 kHz, THD < 1.0%, at DC floor level of 0.3 V		1.5		Vpp
Gain	1.0 Vpp input, f <sub>in</sub> = 100 kHz	1.73	1.83	1.93	V/V
RGB Gain control A <sub>0</sub> = nominal xx00xxxx gain	1.0 Vpp input, f <sub>in</sub> = 100 kHz; Register 2 = xx00xxxx Register 2 = xx01xxxx Register 2 = xx10xxxx Register 2 = xx10xxxx	1.73 A <sub>0</sub> -12% A <sub>0</sub> -22% A <sub>0</sub> -33%	1.83 A <sub>0</sub> -10% A <sub>0</sub> -20% A <sub>0</sub> -30%	1.93 A <sub>0</sub> –8% A <sub>0</sub> –18% A <sub>0</sub> –27%	V/V V/V V/V V/V
Output gain inequality	RGB or SVHS output channel to channel	-2.5		2.5	%
Video Output DC level					V
Blank level clamp voltage	RGB, CVBS or luma outputs		1.2		V
Average level	chroma outputs		1.9		V
Signal to noise ratio	1 Vpp input	58	65		dB
Cross talk	f <sub>in</sub> = 4.43 MHz, 1 Vpp		-55		dB
Output to output differential delay	RGB signals, f <sub>in</sub> = 100 kHz	-20		20	nsec
Blanking level	Input or output, logical "0"	0.0		0.4	V
(Rapid Switching)	Input or output, logical "1"	1.0		3.0	V
Blanking delay	BLANK to RGB signals	-50		50	nsec
Differential phase	All composite outputs	-2.5		2.5	Deg.
Differential gain	All composite outputs	-5.0		5.0	%


**Audio Characteristics -** Unless otherwise noted, all audio outputs shall drive a load of 10 k $\Omega$ . All audio outputs will withstand a sustained short to ground without damage.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Input impedance			75		kΩ
Gain	f <sub>in</sub> =1.0 kHz, 0.5 Vrms,0dB attenuation	0.95	1.0	1.05	V/V
Frequency response	0.5 Vrms input, Flat within	20			kHz
	± 0.3 dB				
	Measured -3 dB point	100			kHz
Signal to Noise ratio	f <sub>in</sub> = 1.0 kHz, 2.0 Vrms;	90			dB
A weighting	Register 4 = 00111011				
Distortion (THD)	f <sub>in</sub> = 1.0 kHz, 0.5 Vrms; Register 4 = 00111011			0.05	%
	f <sub>in</sub> = 1.0 kHz, 2 Vrms; Register 4 = 00111011			0.10	%
Output impedance			10		Ω
Output DC Offset at		-40		30	mV
Aux_Lout and Aux_Rout					
Output DC Offset at Mod_Mono		-75		30	mV
Output DC Offset at Lout, Rout, TV_Lout and TV_Rout	TV Source Attenuator = 0 dB ( Bypassed ) With Volume Control	-65		30	mV
IV_ROUR	TV Source Attenuator = 0 dB ( Bypass ) Bypass Volume Control	-50		30	mV
	TV Source Attenuator = -20 dB Or Disabled, Audio1 active	-90		30	mV
	With Volume Control				
	TV Source Attenuator = -20 dB Or Disabled, Audio1 active Bypass Volume Control	-75		30	mV
Output phase matching	f <sub>in</sub> = 1.0 kHz, 0.5 Vrms; any stereo pair		0.5		Deg.
Channel separation	f <sub>in</sub> = 1.0 kHz, 2.0 Vrms, 0 dB attenuation	90			dB
Output attenuation (volume	TV_Lout/TV_Rout; Lout/Rout				
control)	Register 0 = x0000000; Register 4 = 00111000		0		dB
	Register 0 = x0011111; Register 4 = 00111000		-31		dB
	Register 0 = x1xxxxx (MUTE) ; Register 4 = 00111000		-60		dB
Attenuation accuracy		-5		5	%
Audio to video path skew	Video input = 1.0 Vpp @ 100 kHz Audio input = 1.0 kHz, 0.5 Vrms		1.5		μsec


### **Equivalent Circuits:**














Audio Output Circuit




### **Digital Output Circuit**




AUX and TV Function Switching Circuit



Audio Input Circuit








Serial Port Timing (Typical)

### **PACKAGE PIN DESIGNATIONS**

(Top View)



AVPro<sup>®</sup> 5002B-CGT (64 LQFP)

#### 11.7 (0.460) 12.3 (0.484) Ш ГПГ -11-1 11.7 (0.460) 12.3 (0.484) П -----╘ PIN No. 1 Indicato 9.8 (0.386 0.00 (0) 10.2 (0.402 0.20 (0.00 1.40 (0.055) 0.14 (0.006) 0.50 (0.0197) Typ. 1.60 (0.063) 0.60 (0.024) Typ 0.28 (0.011)

## 64-Lead Low Profile Plastic Quad Flatpack Package(JEDEC LQFP)

Note: Controlling dimensions are in mm.

### **ORDERING INFORMATION**

**MECHANICAL DRAWING** 

PART DESCRIPTION	ORDER NO.	PACKAGE MARK
AVPro <sup>®</sup> 5002B Dual SCART A/V Switch	5002BXXA64CGT	AVPro <sup>®</sup> 5002B-CGT

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that you are referencing the most current data sheet before placing orders. To do so, see our web site at http://www.tsc.tdk.com or contact your local TDK Semiconductor representative.

Purchase of fC components of TDK Corporation or one of its sublicensed Associated Companies conveys a license under the Philips fC Patent Rights to use these components in an  $f^2C$  system, provided that the system conforms to the  $f^2C$  Standard Specification as defined by Philips.

TDK Semiconductor Corp., 2642 Michelle Dr., Tustin, CA 92780, (714) 508-8800, FAX (714) 508-8877, http://www.tdksemiconductor.com

<sup>©1999-2000</sup> TDK Semiconductor Corporation