TOSHIBA

TC514260BJ/BFT-70/80

262,144 WORD X 16 BIT DYNAMIC RAM

DESCRIPTION

The TC514260BJ/BFT is the new generation dynamic RAM organized 262,144 word by 16 bit. The TC514260BJ/BFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514273BJ to be packaged in a standard 40 pin plastic SOJ, and 44/40 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V\pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- 262,144 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of 5V± 10% with a builtin V_{BB} generator
- Low Power 550mW MAX .Operating (TC514273BJ-70) 468mW MAX. Operating (TC514273BJ-80) 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Fast Page Mode and Test Mode capability
- All inputs and outputs TTL compatible

MMM.

9097248 0025638 352 1

- 512refresh cycles/8ms
- Package TC514260BJ : SOJ40-P-400 TC514260BFT : TSOP44-P-400B

KEY PARAMETERS

ПЕМ	TC514260BJ			
I I ENI	-70	-80		
tRAC RAS Access Time	70ns	80ns		
t _{AA} Column Address Access Time	35ns	40ns		
t _{CAC} CAS Access Time	20ns	20ns		
tRC Cycle Time	130ns	150ns		
PC Fast Page Mode Cycle Time	45ns	50ns		

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

PIN NAME

A0~A8	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WRITE	Read/Write Input
ŌE	Output Enable
I/O1~I/O16	Write Section/ Data Input/Output
v _{cc}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

PIN CONNECTION (TOP VIEW)

Plastic SOJ

	6		
Vcc [1	40	V 15
101			016
VO2[]	3	38	1015
D3 [37	10014
vo₄[]			[] VO13
v.c.[]		35	∏ v _{ss}
иos[]			012
1/06			[<i>1</i> /011
<i>v</i> o7[]			01010
0			[] VO9
N.C. []			N.C.
<u>N.C.</u>			ICAS
WRITE		28	
RAS []			ŌĒ
N.C. []			A8
~0] A7
<u>A1</u>] A6
A2[]] AS
A3[]] 🗛
Vcc [20	21	J ¥ <u>\$</u> \$
ι		_)	

Plastic TSOP (Normal Bend Type)


V _{cc} [[1	44	Ы	V _{SS}
101	2	43	Б	VO16
V02	3	42	Б	1015
MO3 [[4	41	Б	1/014
W04	5	40	6	1013
V _{cc} III	6	39	Б	Vss
VO5 [[7	38		1012
VO6 [8	37		P011
V07 [9	36		VO 10
VOB [[]	10	35	D	1/09
N.C. 🎞	13	32	Б	N.C.
N.C. [14	31		LCAS
	15	30	Т	UCAS
RAS [[]	16	29	П	ŌE
N.C. 💷	17	28	в	A8
AQ [[[18	27	П	A7
A1 🖸	19	26		A6
A2 🗖		25		AS
ي وم	E	24		A4
vc	22	23	Ш	V _{SS}

9097248 0025639 299 🗰 .

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

- --

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V _{IN}	— 1~7	v	1
Output Voltage	V _{OUT}	1~7	v	1
Power Supply Voltage	V _{cc}	— 17	v	1
Operating Temperature	T _{OPR}	0~70	°C	1
Storage Temperature	T _{STG}		°C	I
Soldering Temperature • Time	T _{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P _D	700	mW	1
Short Circuit Output Current	OUT		mA	1

M 9097248 0025640 TOO M

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V _{CC}	Supply Voltage	4.5	5.0	5.5	v	2
VIH	Input High Voltage	2.4	-	V _{CC} +0.5	v	2
V _{IL}	Input Low Voltage	-0.5	-	0,8	v	2

RECOMMENDED D.C. OPERATING CONDITION (Ta = 0 \sim 70^{\circ}C)

*-2.0V at pulse width \leq 20ns

D.C. OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, Ta = 0~70°C)

SYMBOL	PARAMETER		MIN,	MAX	UNIT	NOTE
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, UCAS, LCAS, Address Cycling: t _{RC} =t _{RC} MIN.)	-		100 85	mA	3,4 5
I _{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=LCAS=V _{IH})			2	mA	
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode(RAS Cycling, UCAS=UCAS=V _{IH} : t _{RC} =t _{RC} MIN.)	TC514260BJ/BFT-70 TC514260BJ/BFT-80	•	100 85	mA	3, 5
ICC4	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode(RAS =V _{IL} UCAS, LCAS, Address Cycling:tpC=tpCMIN.)	pply Current, Fast Page Mode(RAS TC514260BJ/BFT-80		70 60	mA	3,4 5
¹ ccs	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=UCAS=V _{CC} -0.2V)			1	mA	
^I CC6	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, UCAS, LCAS Cycling: t _{RC} =t _{PC} MIN.)	Current, CAS Before RAS TC514260BJ/BFT-80		100 85	mA	3, 5
I I (L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V _{IN} ≤6.5V, All Other Pins Not Under Test=0V)			10	μА	
1 O (L)	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, OV \le V _{OUT} \le 5.5V)			10	μΑ	
VOH	OUTPUT CURRENT Output "H" Level Voltage (I _{OUT} =-5mA)			-	v	
VOL	OUTPUT CURRENT Output "L" Level Voltage (I _{OUT} =4.2mA)			0.4	v	

📟 9097248 0025641 947 📟

ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, Ta = 0~70°C)(Notes 6,7,8)

		<u> </u>	TC51426	0BJ/BF	Г		
SYMBOL	PARAMETER		-70	-80		UNIT	NOTES
		MIN	MAX.	MIN	MAX		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	ns	
t _{RMW}	Read-Modify-Write Cycle	185	-	205	-	ns	
^t PC	Fast Page Mode Cycle Time	45	-	50	-	ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	100	-	105	-	ns	
t _{rac}	Access Time from RAS	-	70	-	80	ns	9,14,15
¹ CAC	Access Time from CAS	-	20	+	20	ns	9,14
t _{AA}	Access Time from Column Address	-	35	-	40	ns	9,15
^t CPA	Access Time from CAS Precharge	-	40	-	45	-	9
ⁱ ciz	CAS to Output in Low-Z	0	+	0	-	ns	9
^t OFF	Output Buffer Turn-off Delay	0	15	0	15	ns	10
^t T	Transition Time (Rise and Fall)	3	50	3	50	ns	
t _{RP}	RAS Presharge Time	50	-	60	-	D\$	
t _{RAS}	RAS Pulse Width	70	10,000	80	10,000	ns	
t _{RASP}	RAS Pulse Width (Fast Page Mode)	70	100,000	80	100,000	ns	
t _{rsh}	RAS Hold Time	20	-	20	-	ns	
town	RAS Hold Time From CAS	40	-	45	-	ns	
^t rhcp	Precharge (Fast Page Mode)						
^t CSH	CAS Hold Time	70	-	80		ns	
^t CAS	CAS Pulse Width	20	10,000	20	10,000	ns	
t _{rcd}	RAS to CAS Delay Time	20	50	20	60	ns	14
t _{rad}	RAS to Column Address Delay Time	15	35	15	40	ns	15
^L CRP	CAS to RAS Precharge Time	5	-	5		ns	
t _{CP}	CAS Precharge Time	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
^t rah	Row Address Hold Time	10	-	10	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
¹ сан	Column Address Hold Time	10	-	15	-	ns	
t _{RAL}	Column Address To RAS Lead Time	35	-	40	-	ns	
^t RCS	Read Command Set-Up Time	0	-	0	-	ns	
^t RCH	Read Command Hold Time	0	-	0	-	ns	11
t _{RRH}	Read Command Hold Time referenced to RAS	0	-	0	-	ris	11
^t wch	Write Command Hold Time	15	-	15	-	ns	

A-338

ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. **OPERATING CONDITIONS (CONT)**

			TC514260BJ/BFT				
SYMBOL	PARAMETER	-70		-80		UNIT	NOTES
		MIN	MAX	MIN	MAX	1	
t _{wP}	Write Command Pulse Width	15	-	15	-	ns	
t _{RWL}	Write Command to RAS Lead Time	20	-	20	-	ns	
t _{CWL}	Write Command to CAS Lead Time	20	-	20	-	ПS	
t _{DS}	Data Set-Up Time	0		0	-	ns	12
t _{DH}	Data Hold Time	15	-	15	-	ns	12
t _{REF}	Refresh Period	-	8	-	8	ns	
twcs	Write Command Set-Up Time	0	-	0	-	ns	13
^t CWD	CAS to WRITE Delay Time	50	-	50	-	ns	13
t _{RWD}	RAS to WRITE Delay Time	100	-	110	-	ns	13
t _{AWD}	Column Address to WE Delay Time	65	-	70	-	ńs	13
t _{CPWD}	CAS Precharge to WRITE Delay Time	70	-	75	-	ns	13
t _{CSR}	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	ns	
^L CHR	CAS Hold Time (CAS before RAS Cycle)	15	-	15	-	ns	
t _{RPC}	RAS to CAS Precharge Time	5	-	5	-	ns	
^t CPT	CAS Precharge Time (CAS before RAS Counter Test Cycle	30	-	30	-	ns	
t _{ROH}	RAS Hold Time referenced to OE	10	-	10		ns	
LOEA	OE Access TIme	-	20	0	20	ns	9
t _{OED}	OE to Data Delay	20	-	20	-	ns	
t _{OEZ}	Output buffer turn off Delay Time from OE	0	20	0	20	ns	10
t _{OEH}	DE Command Hold Time	20	-	20	-	ПS	
tops	Output Disable Set-Up Time	0	-	0	-	ns	

CAPACITANCE (V_{CC} = 5V \pm 10%, f = 1MHz, Ta = 0~70°C)

- ---- ---

SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{I1}	Input Capacitance (A0~A8)	-	5	PF
C _{I2}	Input Capacitance (RAS, UCAS, LCAS, OE))		7	рF
Co	Input Capacitance(I/O1~I/O16)	-	7	PF


🖬 9097248 0025643 71T 🎟 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

. . ..

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to V_{SS}.
- 3. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6} depend on cycle rate.
- 4. I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 5. Address can be changed one or less while $\overline{RAS}=V_{IL}$. In case of I_{CC4} , it can be changed once or less during a fast page mode cycle (t_{PC}).
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume $t_T=5ns$.
- 8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- 10. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 12. These parameters are referenced to UCAS, LCAS leading edge in early write cycles and to WRITE, leading edge in Read-Modify-Write cycles.
- 13. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥t_{WCS} (min.), the cycle is an early write cycle and the data output will remain open circuit (high impedance) through the entire cycle; If t_{RWD}≥t_{RWD} (min.), t_{CWD}≥t_{CWD} (min.), t_{AWD}≥t_{AWD} (min.) and t_{CPWP}≥t_{CPWD} (min.), (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of condifition is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
- 15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .

READ CYCLE



Note: D_{IN} = OPEN


: "H" or "L"

■ 9097248 0025645 592 **1** A-340 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

UPPER BYTE READ CYCLE TRC **t**eas ier. Yiik **FAS** VIL. 1_{CSH} t_{RSH} 1_{8CD} LCAP. -Cim UCAS teas TRPC. ICAS tRAD te. LASE LCAH. A0~A8 ROW COLUMN **t**RCH <u>taan</u> IRCS WRITE t_{ROH} tee LOEA ViH ŌE 101 V_{OH} OPEN -108 VOL-1CAC ^tOFF 4RAC LOEZ 109 VOH OPEN DATA - OUT ~0016 VOLterz : "H" or "L" Note: D_{IN} (VO1~VO8) = Don't Care

D_{IN} (VO9~VO16) = OPEN

9097248 0025646 429 🗰




D_{IN} (VO9~VO15) = Don't Care

: "H" or "L"

9097248 0025647 365 🔳 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. A-342


WRITE CYCLE (EARLY WRITE)



Note: DOUT = OPEN


90972480025648 2Tl 🔳

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.



UPPER BYTE WRITE CYCLE (EARLY WRITE)

Note: D_{IN} (I/O1~VO8) = Don't Care D_{OUT} = OPEN




LOWER BYTE WRITE CYCLE (EARLY WRITE)

Note: D_{(N} (VO9~VO16) = Don't Care D_{OUT} = OPEN

🖬 9097248 0025650 95T 💼


TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.



Note: $D_{OUT} = OPEN$

: "H" or "L"


9097248 0025551 895 IIII А-346 Тозніва амеріса еlестроніс сомронентя, інс.



UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

9097248 0025652 722 🗰

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

Note: D_{IN} (VO9~VO16) = Don't Care D_{OUT} = OPEN : "H" or "L"

 9097248
 0025553
 669
 ■


 A-348
 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.



: "H" or "L"

🖿 9097248 0025654 STS 📟

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.




UPPER BYTE READ-MODIFY-WRITE CYCLE

Note: D_{IN} (I/O1~I/O8) = Don't Care D_{OUT} (I/O1~I/O8) = OPEN

9097248 0025655 431 🛲

A-350


TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.




LOWER BYTE READ-MODIFY-WRITE CYCLE

D_{DUT} (VO9~VO16) ± OPEN


9097248 0025656 378 📟



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ CYCLE



FAST PAGE MODE BYTE READ CYCLE

🖬 9097248 0025658 140 🖿


TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.



FAST PAGE MODE BYTE WRITE CYCLE (EARLY WRITE)

 9097248
 0025659
 087

 A-354
 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.




FAST PAGE MODE READ-MODIFY-WRITE CYCLE


: "H" or "L"

9097248 0025660 819 🔳


TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.



FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE




CAS BEFORE RAS REFRESH CYCLE



🛚 9097248 0025662 671 🎟

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.




Note: D_{IN} = OPEN

////: "H" or "L"

. _ _

A-358 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

...




Note: DOUT = OPEN

: "H" or "L"


9097248 0025664 444 🗰

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.




CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE

CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



··—--



CAS BEFORE RAS REFRESH COUNTER TEST READ-MODIFY-WRITE CYCLE

: "H" or "L*
