3012-1.0

ZN439


8-BIT MICROPROCESSOR COMPATIBLE A-D CONVERTER

The ZN439 is an 8-bit successive approximation A-D converter, designed to be easily interfaced to microprocessors. All active circuitry is contained on-chip including clock generator trimmable 2.5V bandgap reference, control logic and double buffered latches with three-state outputs.

These features give extra flexibility in use, with just three inputs to control all ADC operations and double buffered output latches which will allow data to be read at any time irrespective of the status of the converter.

FEATURES

- Choice of Linearity: ¼ LSB ZN439-9, ½ LSB ZN439-8, 1 LSB ZN439-7
- 5 microseconds Conversion Time
- Microprocessor, TTL and CMOS Compatible
- On-Chip Clock
- Trimmable Bandgap Reference
- Versatile Microprocessor Interfacing with Double Buffered Output Latch
- Equally Suitable for Stand-Alone Applications
- ROM Type Operation
- Commercial or Military Temperature Ranges



Pin connections - top view

ORDERING INFORMATION

Device type	Linearity error(LSB)	Operating temperature	Package
ZN439J9	14 12 12 1	-55°C to +125°C	DC22
ZN439E8		0°C to +70°C	DP22
ZN439J8		-55°C to +125°C	DC22
ZN439J7		-55°C to +125°C	DC22




Fig.1 System diagram

ELECTRICAL CHARACTERISTICS (at $V_{CC} = 5V$, $T_{amb} = 25\,^{\circ}C$ and $f_{CLK} = 1.6MHz$ unless otherwise specified).

Parameter	T _{am}	_{ab} = + 25	5°C	Over specified Temp. range		Units	Conditions
, Gramoto.	Min.	Тур.	Max.	Min.	Max.		
ZN439-9 Linearity error Differential linearity error	_ _	- -	± 0.25 ± 0.5	-	± 0.25 ± 0.5	LSB LSB	
ZN439-8 Linearity error Differential linearity error ZN439-7	~ -	- -	± 0.5 ± 0.75	_ _	± 0.5 ± 0.75	LSB LSB	
Linearity error Differential linearity error	- -	_ _	± 1 ± 1	_	± 1 ± 1	LSB LSB	
ALL TYPES Zero transition (00000000→00000001) Full-scale transition (111111110→11111111)	- - -	7 7 2.550 2.550	- - -	- - -	- - -	mV mV V	ZN439E ZN439J ZN439E ZN439J
Linearity temperature coefficient Differential linearity temperature coefficient Gain temperature coefficient Offset temperature coefficient	± 3 typ. ± 6 typ. ± 10 typ. ± 7 typ.					ppm/°C ppm/°C ppm/°C ppm/°C	Ext. Ref.
Resolution Conversion time Supply rejection Supply voltage Supply current Power consumption Reference input range Ladder output impedance	8 5 - 4.5 - - 1.5	- 0.2 5.0 30 150 - 2.7	5.5 45 225 3.0	- - 4.5 - - -	 5.5 	Bits μ s $\%/V$ V mA mW V $k\Omega$	Outputs in high impedance state
COMPARATOR Input current	-	1.0	_	_	-	μΑ	V _{in} = +3V R _{ext} = 82K
Input resistance Tail current	25	100	150	_ 25	- 150	kΩ μΑ	$R_{ext} = 82K$ V - = -5V
Negative supply Input voltage	- 3 - 0.5	- 5 -	- 30 + 3.5	- 3 - 0.5	- 30 + 3.5	V	

Parameter	T _{amb} = +25°C		Over specified Temp. range		Units	Conditions	
· aramota.	Min.	Тур.	Max.	Min.	Max.		Comunicino
INTERNAL VOLTAGE REFERENCE	2						
Output voltage	-	2.588	_	-	-	V	PIN 9 NC $R_{REF} = 1.6K$ $C_{REF} = 0.47 \mu F$
Output voltage tolerance	_	_	± 3		_	%	C _{REF} = 0.47μ1
Slope impedance	_	0.75		_		Ω	
Reference current	0.25		5.2	0.25	5.2	mA	
Trim range	+ 5	_	_	± 5		%	$R_{TRIM} = 10K$
Output voltage temperature coefficient	=	70		_		ppm/°C	At 5mA operating current (worst case) 25ppm at 2.0mA
CLOCK							
Maximum on-chip clock frequency		1.6	_	_	_	MHz	$R_{ck} = 1.5K\Omega$ $C_{ck} = 100pF$ (See Fig. 13)
Clock frequency tempco	_	- 0.1	_	_	_	%/°C	(000) ig. (0)
Clock capacitor	100	_	_	_	_	pF	
Clock resistor	1.0	_	_	_	_	kΩ	
Maximum external clock frequency	2	_	_	2	_	MHz	
Clock pulse width	250	_	_	_	_	ns	
High level I/P voltage VIH	3.5	_	_	3.5	_	V	
Low level I/P voltage V _{IL}	-	_	0.8		0.8	V	
High level I/P current I _{IH}	_	1	_	-	_	μΑ	$V_{CC} = 5.5V$ $V_{IN} = 4V$
Low level I/P current I _{IL}	_	10	_	-	_	nA	$V_{CC} = 5.5V$ $V_{IN} = 0.8V$
Supply rejection	_	3.5	_	-	_	%/V	Int. clock Freq.
LOGIC WR + CS INPUTS							
High level I/P voltage V _{IH}	2	_		2	-	V	
Low level I/P voltage VIL	_	-	0.8	_	0.8	V	
High level I/P current I _{IH}	_	40	-	_	_	μΑ	$V_{CC} = +5.5V$ $V_{IN} = +5.5V$
High level I/P current I _{IH}	_	20	-	-	_	μΑ	$V_{CC}^{CC} = +5.5V$ $V_{IN} = +2.4V$
Low level I/P current I _{IL}	_	- 50	_	-	_	μΑ	$V_{CC} = +5.5V$ $V_{IN} = +0.4V$
LOGIC RD INPUT			_				
High level I/P voltage V _{IH}	2	-	_	2	_	V	
Low level I/P voltage VIL	-	_	0.8	_	0.8	V	
High level I/P current I _{IH}	-	220	_	_	_	μΑ	$V_{CC} = +5.5V$ $V_{IN} = +5.5V$

Parameter	T _{amb} = +25°C		Over specified Temp. range		Units	Conditions	
	Min.	Тур.	Max.	Min.	Max.		
High level I/P current I _{IH}	-	120	_	_	_	μΑ	$V_{CC} = +5.5V$ $V_{IN} = +2.4V$
Low level I/P current I _{IL}	-	- 370	_	_	-	μΑ	$V_{CC} = +5.5V$ $V_{IN} = +0.4V$
DATA AND STATUS OUTPUTS							
High level output voltage V _{OH}	2.4	-	-	2.4	-	V	I _{OH MAX}
Low level output voltage V _{OL}	_		0.4	_	0.4	V	I _{OL MAX}
High level output current I _{OH}	-	-	- 800	_		μΑ	
Low level output current IOL	-	-	2	_	-	mΑ	
Three-state disable output	_	-	2.0	-	_	μΑ	$V_{OUT} = 0.4V$
leakage current (Data output only)	_	-	2.0	_	-	μΑ	$V_{OUT} = 2.4V$
Enable/disable							
Delay times T _{E1}	90	120	160	-	-	ns	
T _{EO}	60	100	120	_	_	ns	
<u>T</u> _{D1}	80	120	160	_	_	ns	
T_DO	60	80	110	_	_	ns	
Write pulse width	150	_	_	-		ns	
WR input to status O/P high	-	280	350	_	-	ns	
Read pulse width	160	-	_	_	- !	ns	
Read input high to status output high	_	240	400		_	ns	

ABSOLUTE MAXIMUM RATINGS

Supply voltage Vcc +7V
Maximum voltage, logice and VREF Vcc, -0.5V
inputs, Ain

Operating temperature range 0°C to +70°C (ZN439E)


-55°C to +125°C (ZN439J)

Storage temperature range -55 °C to +125 °C


GENERAL CIRCUIT OPERATION

The ZN439 utilises the successive approximation technique to produce an 8-bit parallel digital output. Upon receipt of a negative going pulse on the WR input the status output goes high, and the DAC input is set to the MSB. The resulting analogue output is compared with the unknown analogue input signal by means of the comparator. If the analogue input is larger, the MSB is left in circuit and if not the MSB is removed. On the second clock pulse this sequence is repeated for the next most significant bit and so on until all the 8 bits have been compared. On the 8th negative clock edge status goes low indicating that the conversion is complete.

The double-buffered register means the outputs can be enabled at any time, irrespective of the conversion status, and valid data will always be presented to the data bus. Therefore the RD signal can be completely asynchronous with respect to the status. Data can be read by taking RD low, thus enabling the three-state outputs. RD cannot be tied low as this will prevent the converter from updating it's outputs at the end of a conversion.



1-205



CONVERSION TIMING

The ZN439 will accept a low going convert (WR) pulse, which can be completely asynchronous with respect to the clock, and will produce valid data between 8 and up to 9 clock pulses later depending on the relative timing of the clock and convert signals. Timing diagrams for a conversion are shown in Fig. 3.

The ZN439 is first selected by taking \overline{CS} (chip select) low. The converter is cleared by a low going convert (\overline{WR}) pulse, which sets the most significant bit and the status while resetting all other bits. Holding the \overline{WR} input low will not inhibit the operation of the device.

The convert (WR) pulse can be as short as 150ns; however the MSB must be allowed to settle for at least 625ns before the MSB decision is made. To ensure that this criterion is met even with short write pulses the converter waits for a falling clock edge before commencing with the conversion. This ensures that the MSB is allowed to settle for at least a full clock period or 625ns at maximum clock frequency. If the WR input is pulsed low at any time the conversion will restart. The input signals can be locked out during a conversion by removing the CS signal. This will isolate the converter from the external signals around it.


The status output goes low at the end of a conversion indicating that new data is now


available. Internal logic monitors the WR input and if at the end of a conversion the WR input is high the clock signal will be locked out of the converter leaving it set up (i.e. the code 1000000 will appear on the input to the DAC) and waiting for its next convert (WR) pulse. If the WR input is low the clock signal will not be inhibited allowing the converter to procede with another conversion. The double buffering on the three-state data outputs gives extra flexibility allowing the RD input to operate completely asynchronously with respect to the status and always produce valid data. Note that the RD input cannot be tied low as this will prevent the converter from updating at the end of a conversion.

CONTINUOUS CONVERSION

The <u>ZN439 can</u> be made to cycle by simply tying the CS and WR inputs low. It should be noted that after power up, valid data will only be available after the internal reference has stabilised. This time will depend upon the values of the reference decoupling capacitor and load resistor, but will be approximately 2mS for a 1K6 resistor and a $0.47\mu F$ capacitor.

A timing diagram for the continuous conversion mode is shown in Fig. 5 (overleaf).






INTERRUPT DRIVEN

The ZN439 can also be used in an interrupt driven mode by using the status output. A WR pulse initiates a conversion sending the status high. The high to low transition of the STATUS output, indicating the end of a conversion, can be used as an interrupt signal by the microprocessor i.e. informing the microprocessor that a conversion has been completed. On receiving the interrupt the microprocessor

sends out an RD pulse to take in the new data. On the rising edge of the RD pulse data is latched into the microprocessor and internal control logic forces the status output high hence removing the interrupt signal.


A timing diagram for the interrupt driven mode is shown in Fig. 6.



'STAND ALONE' OPERATION

The ZN439 is equally suitable for stand alone applications containing an on-chip clock and a 2.5V trimmable bandgap reference.


A typical circuit for unipolar operation is shown in Fig. 7a.




By tying the WR and CS inputs low the device can be made to cycle. Also if the status output is connected via an inverter to the RD input the device can be updated at the end of each conversion and the output buffers enabled

without the need for extra external control signals.

A timing diagram for stand alone operation is shown in Fig. 8.







DATA OUTPUTS

The data outputs are provided with three-state buffers to allow connection to a common data bus. An equivalent circuit is shown in Fig. 9. Whilst the RD input is high both output transistors are off and the device presents only a high impedance load to the bus. When RD is low the data outputs will assume the logic states present on the outputs of the double buffered register.

A test circuit and timing diagram for the output enable/disable delays are given in Fig. 10 (overleaf).


The status output utilises the same active pullup as the data outputs for CMOS/TTL compatibility.






TE = RD ENABLE DELAY TIME
TD = RD DISABLE DELAY TIME

Fig. 10a Output enable/disable delays






ON-CHIP CLOCK


The ZN439 on-chip clock oscillator operates with only two external components; a resistor connected between pin 21 and pin 22 and a capacitor between pin 21 and pin 6. The clock oscillator circuit and the external component connections are shown in Fig. 11.

The oscillator frequency may be varied with the

aid of a potentiometer or variable capacitor as shown in Fig. 12a and Fig. 12b. Alternatively it is possible to overdrive the oscillator input with an external clock signal from a TTL or CMOS gate as shown in Fig. 12c.

A graph of oscillator frequency against capacitor and resistor values is given in Fig. 13.





1-215

ANALOGUE CIRCUITS

REFERENCE

(a) Internal reference

The internal reference is an active bandgap circuit which is equivalent to a 2.5 Zener diode with a very low slope impedance (Fig. 14). A resistor (R_{REF}) should be connected between V_{CC} and $V_{REF\ OUT}$, and a decoupling capacitor, C_{REF} (0.47 μ F), is required between $V_{REF\ OUT}$ and AGND. For internal reference operation $V_{REF\ OUT}$ is connected to $V_{REF\ IN}$.

A suitable current to drive one ZN439 is nominally 1.5mA and will be supplied by an R_{REF} of 1K6 [(5 - 2.56)/1K6 = 1.5mA].

If the reference is required to drive more than one ZN439 then the reference current can be increased e.g. an $R_{\text{REF}} = 470\Omega$ will supply a nominal reference current of (5-2.56)/0.47 = 5.2mA and this may be used to drive up to four ZN439's from just one internal reference. This useful feature saves power and gives excellent gain tracking between the converters.

Alternatively with $R_{REF}=680\Omega$, the internal reference can be used as the reference voltage for other external circuits and can source or sink up to 1.5mA.

(b) External reference

If required an external reference in the range +1.5 to +3.0V may be connected to $V_{REF\ IN}$. The slope resistance of such a reference source should be less than $\frac{2.5\Omega}{n}$, where n is the number of converters supplied.

RATIOMETRIC OPERATION

If the output from a transducer varies with its supply then an external reference for the ZN439 should be derived from the same supply. The external reference can vary from ± 1.5 to ± 3.0 V. The ZN439 will operate if $V_{REF\,IN}$ is less than ± 1.5 V but reduced overdrive to the comparator will increase its delay and so the conversion time will need to be increased.






Fig. 14 Internal voltage reference

COMPARATOR

The ZN439 contains a fast comparator, the equivalent input circuit of which is shown in Fig. 15. A negative supply voltage is required to supply the tail current of the comparator.

However as this is only 25 to $150\mu A$ and need not be well stablised it can be supplied by a simple diode pump circuit driven from the R_{CK} pin (pin 22).





A suitable circuit is shown in Fig. 16. This circuit can be used in any converter operation mode. The diode pump circuit shown in Fig. 16 is driven by the on-chip clock (pin 22) and applies a voltage of about – 3V to R4, thus providing the tail current for the comparator.

Where several ZN439's are used in a system the self-oscillating diode pump circuit of Fig. 17 is recommended. Alternatively, if a negative supply is available in the system then this may be utilised. A list of suitable resistors for different supply voltages is given in Table 1.

Table 1

V_ (volts)	R _{EXT} (kΩ)
3	47
5	82
10	150
12	180
15	220
20	330
25	390
30	470

D-A CONVERTER

The converter is of the voltage switching type and uses an R-2R ladder network as shown in Fig. 18. Each element is connected to either 0V or $V_{\text{REF}-\text{IN}}$ by transistor voltage switches specially designed for low offset voltage (1mV).


A binary weighted voltage is produced at the output of the R-2R ladder:

D-A output =
$$\frac{n}{256}$$
 (V_{REF IN} - V_{OS}) + V_{OS}

where n is the digital input to the D-A from the successive approximation register.

V_{OS} is a small offset voltage that is produced by the device supply current flowing in the package lead resistance. This offset will normally by removed by the setting up procedure and since the offset temperature coefficient is low (7ppm/°C) the effect on accuracy will be negligible.

The D-A output range can be considered to be $0 - V_{REF\,IN}$ through an output resistance R(2k7).




ANALOGUE INPUT RANGES

The basic connection of the ZN439 shown in Fig. 19 has an analogue input range 0 to $V_{REF\,IN}$ which, in some applications, may be made available from previous signal conditioning/scaling circuits. Input voltage ranges greater than this are accommodated by providing an

attenuator on the comparator input, whilst for smaller input ranges the signal must be amplified to a suitable level.

Bipolar input ranges are accommodated by offsetting the analogue input ranges so that the comparator always sees a positive input voltage.



1-220

UNIPOLAR OPERATION

The general connection for unipolar operation is shown in Fig. 20.

The values of R_1 and R_2 are chosen so that $V_{IN}\!=\!V_{REF\;IN}$ when the analogue input (A_{IN}) is at full-scale.


The resulting full-scale range is given by: $A_{IN}FS = \left(1 + \frac{R_1}{R_2}\right)$, $V_{REF\ IN} = G.V_{REF\ IN}$.

To match the ladder resistance $R_1/R_2\ (R_{IN})=2.7k.$

The required nominal values of R_1 and R_2 are given by $R_1 = 2.7Gk$, $R_2 = \frac{2.7G}{G-1}$

Using these relationships a table of nominal values of $\rm R_1$ and $\rm R_2$ can be constructed for $\rm V_{REF\ IN}=2.5V.$

Input range	G	R ₁	R ₂
+ 5V	2	5.4k	5.4k
+ 10V	4	10.8k	3.6k



GAIN ADJUSTMENT


Due to tolerances in R_1 and R_2 , tolerances in V_{REF} and the gain (full-scale) error of the DAC, some adjustment should be incorporated into R_1 to calibrate the full-scale of the converter. When used with the internal reference and 2% resistors a preset capable of adjusting R_1 by at least $\pm\,5\%$ of its nominal value is suggested.

ZERO ADJUSTMENT

Zero adjustment must be provided to set the zero

transition to the value of +%LSB. This is achieved by applying an adjustable positive offset to tie the comparator input via P2 and R3. The values shown are suitable for all input ranges greater than 1% times $V_{RFF,IN}$.

Practical circuits values for +5 and +10V input ranges are given in Fig. 21 which incorporates both zero and gain adjustments.



UNIPOLAR ADJUSTMENT PROCEDURE

(i) Apply continuous WR pulses at intervals long enough to allow a complete conversion or hold WR low and monitor the digital outputs.

OFFSET SETTING

(ii) Apply ½ LSB to A_{IN} and adjust zero until DBO (LSB) just flickers between 0 and 1 with

all other bits at 0.

i.e. for transition 00000000 to 00000001.

GAIN SETTING

- (iii) Apply full-scale minus 1.½LSB to A_{IN} and adjust gain until DBO (LSB) just flickers between 0 and 1 with all other bits at 1.
 - i.e. for transition 11111111 to 11111110.


UNIPOLAR SETTING-UP POINTS

Input range, +FS	½LSB	FS - 1½LSB
+ 5V	9.8mV	4.9707V
+ 10V	19.5mV	9.9414V

$$1LSB = \frac{FS}{256}$$

UNIPOLAR LOGIC CODING

Analogue input (A _{IN})	Output code
(Nominal code centre value)	(Binary)
FS - 1LSB FS - 2LSB ¾FS ½ FS + 1LSB ½FS ½FS - 1LSB ¼FS 1LSB 0	11111111 11111110 11000000 10000001 1000000



BIPOLAR OPERATION

For bipolar operation the input to the ZN439 is offset by half full-scale by connecting a resistor $\rm R_3$ between $\rm V_{REF\ IN}$ and $\rm V_{IN}$ (Fig. 22).

When $A_{IN} = -FS$, V_{IN} needs to be equal to zero.

When $A_{IN} = +\,FS,\ V_{IN}$ needs to be equal to $V_{REF\ IN}.$


If the full-scale range is \pm G. $V_{REF\,IN}$ then R_1 = (G - 1). R_2 and R_1 = G. R_3 fulfil the required conditions.

To match the ladder resistance, $R_1/R_2/R_3$ (= R_{IN}) = 2.7k.

Thus the nominal values of R_1 , R_2 , R_3 are given by $R_1=5.4Gk$, $R_2=5.4G/(G-1)k$, $R_3=5.4k$.

A bipolar range of $\pm\,V_{REF\,IN}$ (which corresponds to the basic unipolar range 0 to $V_{REF\,IN}$) results if $R_1=R_3=5.4k$ and $R_2=\infty.$

Assuming the $V_{REF\,IN}=2.5V$ the nominal values of resistors for $\pm\,5$ and $\pm\,10V$ input ranges are given in the following table.



Input range	G	R ₁	R ₂	R ₃
± 5V	2	10.8k	10.8k	5.4k
± 10V	4	21.6k	7.2k	5.4k

Minus full-scale (offset) is set by adjusting $\rm R_1$ about its nominal value relative to $\rm R_3.$ Plus full-

scale (gain) is set by adjusting $\rm R_2$ relative to $\rm R_1$. Practical circuit realisations are given in Fig. 23.

BIPOLAR ADJUSTMENT PROCEDURE

(i) Apply continuous WR pulses at intervals long enough to allow a complete conversion or hold WR low and monitor the digital outputs.

OFFSET SETTING

(ii) Apply – (FS - $\frac{1}{2}$ LSB) to A_{IN} and adjust off-set until the DBO (LSB) output just flickers

between 0 and 1 with all other bits at 0. i.e. for transition 00000000 to 00000001.

GAIN SETTING

(iii) Apply + (FS - 1½LSB) to A_{IN} and adjust gain until DB0 (LSB) just flickers between 0 and 1 with all other bits at 1.

i.e. for transition 11111111 to 11111110.

BIPOLAR SETTING-UP POINTS

Input range, ±FS	- (FS - ½ LSB)	+ (FS - 1 ½ LSB)
± 5V	- 4.9805V	+ 4.9414V
± 10V	- 9.9609V	+ 9.8828V

$$1LSB = \frac{2FS}{256}$$

BIPOLAR LOGIC CODING

Analogue input (A _{IN})	Digital output code
(Nominal code centre value)	MSB LSB
+ (FS - 1LSB) + (FS - 2LSB) + ½ FS + 1LSB 0 - 1LSB - ½ FS - (FS - 1LSB) - FS	11111111 11111110 11000000 10000001 1000000