

Line Card Protection Switch for SONET or SDH Network Elements

ADVANCED COMMUNICATIONS

FINAL

Description

The ACS8515 is a highly integrated, single-chip solution for 'hit-less' protection switching of SEC clocks from Master and Slave SETS clockcards in a SONET or SDH Network Element. The ACS8515 has fast activity monitors on the inputs and will implement automatic system protection switching against master clock failure.

A further input is provided for an optional standby SEC clock. The ACS8515 is fully compliant with the required specifications and standards.

The ACS8515 can perform frequency translation from a SEC input clock distributed along a back plane to a different local line card clock, e.g.

8 kHz distributed on the back plane and 19.44 MHz generated on the line cards.

An SPI⁽¹⁾ compatible serial port is incorporated, providing access to the configuration and status registers for device setup.

The ACS8515 can utilise either a low cost XO oscillator module, or a TCXO with full temperature calibration - as required by the application.


Rev2.1 adds choice of edge alignment for 8kHz input, as well as a low jitter n x E1/DS1 output mode. Other minor changes are made, with all described in Appendix A.

Features

- Suitable for Stratum 3, 4E and 4 SONET or SDH Equipment Clock (SEC) applications
- Meets AT&T, ITU-T, ETSI and Telcordia specifications
- Three SEC input clocks, from 2 kHz to 155.52 MHz
- Generates two SEC output clocks, up to 311.04 MHz
- Frequency translation of SEC input clock to a different local line card clock
- Robust input clock source frequency and activity monitoring on all inputs
- Supports Free-run, Locked and Holdover modes of operation
- Automatic 'hit-less' source switchover on loss of input
- External force fast switch between SEC inputs
- Phase build out for output clock phase continuity during input switchover
- SPI(1) compatible serial microprocessor interface
- Programmable wander and jitter tracking attenuation 0.1 Hz to 20 Hz
- Single +3.3 V operation. +5 V I/O compatible
- Operating temperature (ambient) -40°C to +85°C
- Available in 64 pin LQFP package
- (1) SPI is a trademark of Motorola Corporation

Block Diagram

Figure 1. Simple Block Diagram





ADVANCED COMMUNICATIONS

FINAL

Table of Contents

List of Sections

Description	1
Block Diagram	
Features	
Table of Contents	
Pin Diagram	
Pin Descriptions	
Functional Description	
Local Oscillator Clock	
Crystal Frequency Calibration	
Input Reference Clock Ports	
Input Wander and Jitter Tolerance	
Output Clock Ports	
Low Speed Output Clock	
High Speed Output Clock	
Frame Sync and Multi-Frame Sync Clocks	
Low Jitter Multiple E1/DS1 Outputs	
Output Wander and Jitter	
Phase Variation	
Microprocessor Interface	
Register Set	
Configuration Registers	
Status Registers	
Register Access	
Interrupt Enable and Clear	
Register Map	
Register Map Description	
Selection of Input Reference Clock Source	
Automatic Control Selection	
Ultra Fast Switching	
External Protection Switching	30
Activity Monitoring	
Modes of Operation	32
Free-run Mode	32
Pre-Locked Mode	32
Locked Mode	32
Lost-Phase Mode	
Holdover Mode	33
Pre-Locked(2) Mode	
Power On Reset - PORB	
Electrical Specification	
Serial Microprocessor Interface Timing	44
Package Information	46
Thermal Conditions	47
Application Information	48
Appendix A Rev2.1 Changes Described	
Revision History	
Ordering Information	
Disclaimers	



ADVANCED COMMUNICATIONS

FINAL

List of Figures


Figure 1. Simple Block Diagram	
Figure 2. ACS8515 Pin Diagram	
Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1)	
Figure 4. Minimum Input Jitter Tolerance (DS1/E1)	
Figure 5. Wander and Jitter Transfer Measured Characteristics	
Figure 6. Maximum Time Interval Error of TOUTO Output Port	
Figure 7. Time Deviation of TOUTO Output Port	
Figure 8. Phase Error Accumulation of TOUTO Output Port in Holdover Mode	
Figure 9. Inactivity and Irregularity Monitoring	
Figure 10. Automatic Mode Control State Diagram	
Figure 11. Recommended Line Termination for PECL Input/Output Ports	
Figure 12. Recommended Line Termination for LVDS Input/Output Ports	
Figure 13. Input/Output Timing	
Figure 14. Serial Interface Read Access Timing	. 44
Figure 15. Serial Interface Write Access Timing	
Figure 16. LQFP Package	. 46
Figure 17. Typical 64 Pin LQFP Footprint	. 47
Figure 18. Simplified Application Schematic	. 48
List of Tables	
Table 1. Power Pins	
Table 2. No Connections	
Table 3. Other Pins	
Table 4. Input Reference Source Selection and Group Allocation	
Table 5. Input Reference Source Jitter Tolerance	
Table 6. Amplitude and Frequency values for Jitter Tolerance	
Table 7. Amplitude and Frequency values for Jitter Tolerance	
Table 8. Output Reference Source Selection Table	
Table 9. Multiple E1/DS1 Output in Relation to Normal Outputs	. 13
Table 10. Register Map	
Table 11. Register Map Description	
Table 12. Absolute Maximum Ratings	
Table 13. Operating Conditions	
Table 14. DC Characteristics: TTL Input Pad	. 35
Table 15. DC Characteristics: TTL Input Pad with Internal Pull-up	.36
Table 16. DC Characteristics: TTL Input Pad with Internal Pull-down	. 36
Table 17. DC Characteristics: TTL Output Pad	
Table 18. DC Characteristics: PECL Input/Output Pad	. 37
Table 19. DC Characteristics: LVDS Input/Output Pad	. 38
Table 20. DC Characteristics: Output Jitter Generation (Test definition G.813)	. 39
Table 21. DC Characteristics: Output Jitter Generation (Test definition G.812)	. 40
Table 22. DC Characteristics: Output Jitter Generation (Test definition ETS-300-462-3)	
Table 23. DC Characteristics: Output Jitter Generation (Test definition GR-253-CORE)	. 41
Table 24. DC Characteristics: Output Jitter Generation (Test definition AT&T 62411)	
Table 25. DC Characteristics: Output Jitter Generation (Test definition G.742)	
Table 26. DC Characteristics: Output Jitter Generation (Test definition TR-NWT-000499)	
Table 27. DC Characteristics: Output Jitter Generation (Test definition GR-1244-CORE)	
Table 28. Serial Interface Read Access Timing	
Table 29. Serial Interface Write Access Timing	
Table 30. 64 Pin LQFP Package Dimension Data (for use with Figure 16)	
Table 31. Revision History	

ADVANCED COMMUNICATIONS

FINAL

Pin Diagram

Figure 2. ACS8515 Pin Diagram





ADVANCED COMMUNICATIONS

FINAL

Pin Descriptions

Table 1. Power Pins

PIN	SYMBOL	10	TYPE	NAME/DESCRIPTION
8, 9, 12	VD+	Р	-	Supply voltage: Digital supply to gates in analog section, +3.3 Volts. +/- 10%
22	VDD_DIFF	Р	-	Supply voltage: Digital supply for differential output pins 19 & 20, +3.3 Volts. +/- 10%
27	VDD5	Р	-	VDD5: Digital supply for +5 Volts tolerance to input pins. Connect to +5 volts (+/- 10%) for clamping to +5 v. Connect to VDD for clamping to +3.3 v. Leave floating for no clamping, input pins tolerant up to +5.5 v.
32, 36, 38, 39, 45, 46, 54, 57	VDD	Р	-	Supply voltage: Digital supply to logic, +3.3 Volts. +/- 10%
4	VA1+	Р	-	Supply voltage: Analog supply to clock multipying APLL, +3.3 Volts. +/- 10%
14	VA2+	Р	-	Supply voltage: Analog supply to output APLL, +3.3 Volts. +/- 10%
7, 10, 11, 31, 40, 53, 58	DGND	Р	-	Supply Ground: Digital ground for logic
21	GND_DIFF	Р	-	Supply Ground: Digital ground for differential output pins 19 & 20
1, 3, 15	AGND	Р	-	Supply Ground: Analog ground

Table 2. No Connections

PIN	SYMBOL	10	TYPE	NAME/DESCRIPTION
55, 59	NC	-	-	Not Connected: Leave to Float
2, 16, 33, 35, 60, 61, 62, 63	IC	-	-	Internally Connected: Leave to Float
37	IC	-	-	Internally connected: Leave to Float. Reserved for JTAG control reset input on next revision
41	IC	-	-	Internally connected: Leave to Float. Reserved for JTAG test mode select input on next revision
49	IC	-	-	Internally connected: Leave to Float. Reserved for JTAG boundary scan clock input on next revision
50	IC	-	-	Internally connected: Leave to Float. Reserved for JTAG serial test data output on next revision
51	IC	-	-	Internally connected: Leave to Float. Reserved for JTAG serial test data input on next revision



ADVANCED COMMUNICATIONS

FINAL

Table 3. Other Pins

PIN	SYMBOL	10	TYPE	NAME/DESCRIPTION
5	INTREQ	0	-	Interrupt request: Software Interrupt enable
6	REFCLK	I	TTL	Reference clock: 12.8 MHz (refer to section headed Local Oscillator Clock)
13	SRCSW	I	TTL _D	Source switching: Force fast source switching on SEC1 and SEC2
17	FrSync	0	TTL	Output reference: 8 kHz Frame Sync, 50:50 mark/space ratio output
18	MFrSync	0	TTL	Output reference: 2 kHz Multi-Frame Sync, 50:50 mark/space ratio output
19 20	01POS 01NEG	0	LVDS/ PECL	Output reference: Programmable, default 38.88 MHz LVDS
23 24	SEC1_POS SEC1_NEG	I	LVDS/ PECL	Input reference: Programmable, default 19.44 MHz LVDS
25 26	SEC2_POS SEC2_NEG	I	PECL/ LVDS	Input reference: Programmable, default 19.44 MHz PECL
28	Sync2k	I	TTL _D	Multi-Frame Sync 2 kHz: Multi-Frame Sync input
29	SEC1	_	TTL _D	Input reference: Programmable, default 8 kHz
30	SEC2	_	TTL _D	Input reference: Programmable, default 8 kHz
34	SEC3	I	TTL _D	Input reference: External standby reference clock source, programmable, default 19.44 MHz
42	CLKE	I	TTL _D	SCLK edge select: SCLK active edge select, CLKE=1 selects falling edge of SCLK to be active, CLKE = 0 for rising edge
43	SDI	I	TTL _D	Microprocessor interface address: Serial data input
44	CSB	Ι	TTL□	Chip select (active low): This pin is asserted Low by the microprocessor to enable the microprocessor interface
47	SCLK	I	TTL _D	Address Latch Enable: default Serial data clock. When this pin transitions from low to high, the address bus inputs are latched into the internal registers
48	PORB	I	TTL□	Power on reset: Master reset. If PORB is forced Low, all internal states are reset back to default values

Note: I = input, O = output, P = power, TTL^{U} = TTL input with pull-up resistor, TTL_{D} = TTL input with pull-down resistor



ADVANCED COMMUNICATIONS

FINAL

Table 3 (continued).

PIN	SYMBOL	10	TYPE	NAME/DESCRIPTION						
52	SDO	0	TTL _D	Microprocessor interface address: Serial data output						
56	02	0	TTL	Output reference: 19.44 MHz fixed						
64	SONSDHB	I	TTL _D	SONETSDHB: SONET or SDH frequency select: sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, addr 34h, bit 2 and addr 38, bits 5 and 6. When low SDH rates are selected (2.048 MHz etc) and when set high SONET rates are selected (1.544 MHz etc). The register states can be changed after power up by software.						

Functional Description

The ACS8515 is a highly integrated, single-chip solution for 'hit-less' protection switching of SEC clocks from Master and Slave SETS clock cards in a SONET or SDH Network Element. The ACS8515 has fast activity monitors on the inputs and will implement automatic system protection switching for Master/Slave SEC clock failure. The standby SEC clock will be selected if both the Master and Slave input clocks fail. The selection of the Master/Slave input can also be forced by a Force Fast Switch pin.

The ACS8515 can perform frequency translation from a SEC input clock distributed along a back plane to a different local line card - e.g. 8 kHz distributed on the back plane and 19.44 MHz generated on the line cards.

The ACS8515 has three SEC clock inputs (Master, Slave and Standby) and a single Multi-Frame Sync input, for synchronising the frame and multi-frame sync outputs.

The ACS8515 generates two SEC clock outputs via PECL/LVDS and TTL ports, with spot frequencies from 1.544/2.048 MHz up to 311.04 MHz. The ACS8515 also provides an 8 kHz Frame Sync and 2 kHz Multi-Frame Sync output clock.

The ACS8515 has a high tolerance to input jitter and wander. The jitter/wander transfer is programmable (0.1 Hz up to 20 Hz cut-off points)

The ACS8515 includes an SPI compatible serial microprocessor port, providing access to the configuration and status registers for device setup.

Local Oscillator Clock

The Master system clock on the ACS8515 requires an external clock oscillator of frequency 12.80 MHz. The exact clock specification is dependent on the quality of Holdover performance required in the application.

In most Line Card protection switching applications where there is a high chance that at least one SEC reference input will be available, the long term stability requirement for Holdover is not appropriate and an inexpensive crystal local oscillator can be used. In other applications where there may be a requirement for longer term Holdover stability to meet the ITU standards for Stratum 3, a higher quality oscillator can be used.

Please contact Semtech for information on crystal oscillator suppliers.

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value.



ADVANCED COMMUNICATIONS

FINAL

+/- 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8 bit register locations. The setting of the conf_nominal_frequency register allows for this adjustment. An increase in the register value increases the output frequencies by 0.02 ppm for each LSB step. The default value (in decimal) is 39321. The minimum being 0 and the maximum 65535, giving a -700 ppm to +500 ppm adjustment range of the output frequencies.

For example, if the crystal was oscillating at 12.8 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be :

39321 - (5 / 0.02) = 39071 (decimal)

The ACS8515 supports up to three individual input reference clock sources via TTL/CMOS and PECL/LVDS technologies. These interface technologies support +3.3 V and +5 V operation.

Input Reference Clock Ports

The input reference clock ports are arranged in groups. Group one comprises a TTL port (SEC1) and a PECL/LVDS port (SEC1POS and SEC1NEG). Group two comprises a TTL port (SEC2) and a PECL/LVDS port (SEC2POS and SEC2NEG). Group three comprises a TTL port (SEC3). For group one and group two, only one of the two input ports types must be active at any time, the other must not be driven by a reference input. Unused PECL/LVDS differential inputs should be fixed with one input high (VDD) and the other low (GND), or set in LVDS mode and left floating (in which case one input is internally pulled high and the other low).

SDH and SONET networks use different default frequencies; the network type is selectable using the *config_mode* register 34 Hex, bit 2. For SONET, *config_mode* register 34 Hex, bit 2 = 1, for SDH *config_mode* register 34 Hex, bit

2 = 0. On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. Clock speeds above 100 MHz should not be applied to the TTL ports. The PECL/LVDS ports support the full range of clock speeds, up to 155.52 MHz.

The actual spot frequencies supported are:

- 2 kHz
- •4 kHz
- •8 kHz (and N x 8 kHz),
- •1.544 MHz (SONET)/2.048 MHz (SDH),
- •6.48 MHz,
- •19.44 MHz,
- •25.92 MHz,
- •38.88 MHz,
- •51.84 MHz,
- 77.76 MHz,
- 155.52 MHz.

The frequency selection is programmed via the <code>cnfg_ref_source_frequency</code> register. The internal DPLL will normally lock to the selected input at the frequency of the input, eg. 19.44 MHz will lock the DPLL phase comparisons at 19.44 MHz. It is, however, possible to utilise an internal pre-divider to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL. This pre-divider can be used in one of 2 ways;

1. Any of the supported spot frequencies can be divided to 8 kHz by setting the 'lock8K' bit (bit 6) in the appropriate <code>cnfg_ref_source_frequency</code> register location. For good jitter tolerance for all frequencies and for operation at 19.44 MHz and above, use lock8K. It is possible to choose which edge of the 8kHz input to lock to, by setting the appropriate bit of the <code>cnfg_control1</code> register.

ADVANCED COMMUNICATIONS

FINAL

Table 4. Input Reference Source Selection and Group Allocation

Port Name	Input Port Technology	Frequencies Supported	SEC Source Group	Default Priority (Note 3)
SEC1	TTL/CMOS	Up to 100MHz (Note 1) Default (SONET/SDH): 8kHz	1	1 (4)
SEC2	TTL/CMOS	Up to 100MHz (Note 1) Default (SONET/SDH): 8kHz	2	3 (5)
SEC1	LVDS/PECL LVDS default	Up to 155.52MHz (Note 2) Default (SONET/SDH): 19.44MHz	1	2 (6)
SEC2	PECL/LVDS PECL default	Up to 155.52MHz (Note 2) Default (SONET/SDH): 19.44MHz	2	4 (7)
SEC3	TTL/CMOS	Up to 100MHz (Note 1) Default (SONET/SDH): 19.44MHz	3	5 (10)
SYNC1	TTL/CMOS	2kHz Multi Frame Sync	-	-

Notes for Table 4.

Note 1. TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are 2 kHz, 4 kHz, 8 kHz, N x 8 kHz, 1.544/2.048 MHz, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz and 77.76 MHz.

Note 2. PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz. There are different output clock frequencies available for SONET and SDH applications.

Note 3. The default priority values in brackets are the default numbers reported in the register map, which match up with the ACS8510.

On power up, or by reset, the default will be set by the SONSDHB pin. Specific frequencies and priorities are set by configuration. For SONET, $config_mode$ register 34 Hex, bit 2 = 1. For SDH $config_mode$ register 34 Hex, bit 2 = 0.

2. Any multiple of any supported frequency can be supported by using the "DivN" feature (bit 7 of the cnfg_ref_source_frequency register). Any reference input can be set to lock at 8 kHz independently of the frequencies and configurations of the other inputs.

Any reference input with the 'DivN' bit set in the <code>cnfg_ref_source_frequency</code> register will employ the internal pre-divider prior to the DPLL locking. The <code>cnfg_freq_divn</code> register contains the divider ratio N where the reference input will get divided by (N+1) where O<N<2¹⁴-1. The <code>cnfg_ref_source_frequency</code> register must be set to the closest supported spot frequency to the input frequency, but must be lower than the

input frequency. When using the 'DivN' feature the post-divider frequency must be 8 kHz, which is indicated by setting the 'lock8k' bit high (bit 6 in <code>cnfg_ref_source_frequency</code> register). Any input set to DivN must have the frequency monitors disabled (if the frequency monitors are disabled, they are disabled for all inputs regardless of the input configurations, in this case only activity monitoring will take place). Whilst any number of inputs can be set to use the 'DivN' feature, only one N can be programmed, hence all inputs using the 'DivN' feature must require the same division to get to 8 kHz.

ADVANCED COMMUNICATIONS

FINAL

PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz. The choice of PECL or LVDS compatibility is programmed via the <code>cnfg_differential_inputs</code> register.

Unused PECL/LVDS differential inputs should be fixed with one input high (VDD) and the other input low (GND), or set in LVDS mode and left floating, in which case one input is internally pulled high and the other low.

Input Wander and Jitter Tolerance

The ACS8515 is compliant to the requirements of all relevant standards, principally ITU Recommendation G.825, ANSI DS1.101-1994 and ETS 300 462-5 (1997).

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pullin, hold-in and pull-out ranges are specified for each input port in Table 5. Minimum jitter tolerance masks are specified in Figures 3 and 4, and Tables 6 and 7, respectively. The ACS8515 will tolerate wander and jitter components greater than those shown in Figure

3 and Figure 4, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). The '8klocking' mode should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause rearrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.

Table 5. Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)
G.703		+/- 4.6 ppm	+/- 4.6 ppm	+/- 4.6 ppm
G.783	1/ 16.6 mm	(see Note 1)	(see Note 1)	(see Note 1)
G.823	+/- 16.6 ppm	+/- 9.2 ppm	+/- 9.2 ppm	+/- 9.2 ppm
GR-1244-CORE		(see Note 2)	(see Note 2)	(see Note 2)

Notes for Table 5.

Note 1. The frequency acceptance and generation range will be +/-4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of +/- 4.6 ppm.

Note 2. The default acceptance range and generation range is +/- 9.2 ppm with an exact external crystal frequency of 12.8 MHz. This range is also programmable from 0 to 80 ppm in 0.08 ppm steps.

ADVANCED COMMUNICATIONS

FINAL

The registers sts_curr_inc_offset (address OC, OD, O7) report the frequency of the DPLL with respect to the external TCXO frequency. This is a 19 bit signed number with one LSB representing 0.0003 ppm (range of +/- 80 ppm). Reading this regularly can show how the currently locked source is varying in value e.g. due to wander on its input.

The ACS8515 performs automatic frequency monitoring with an acceptable input frequency offset range of +/- 16.6 ppm. The ACS8515 DPLL has a programmable frequency limit of +/- 80 ppm. If the range is programmed to be > 16.6 ppm, the frequency monitors should be disabled so the input reference source is not automatically rejected as out of frequency range.

Output Clock Ports

The ACS8515 supports two SEC output clocks, on TTL and PECL/LVDS ports, and a pair of secondary output clocks, 'Frame-Sync' and 'Multi-Frame-Sync'. The two output clocks are individually controllable. The 'Frame-Sync' and 'Multi-Frame-Sync' are derived from the main SEC clock. The frequencies of the output clock are selectable from a range of pre-defined spot frequencies, with a variety of output technologies supported, as defined in Table 8.

Low Speed Output Clock

The O2 SEC clock is supplied on a TTL port with a fixed frequency of 19.44 MHz.

Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1) (for inputs supporting G.783 compliant sources)



Table 6. Amplitude and Frequency values for Jitter Tolerance (for inputs supporting G.783 compliant sources)

STM									Freque	ncy (Hz)					
level	AO	A1	A2	А3	A4	FO	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12u	178u	1.6m	15.6m	0.125	19.3	500	6.5k	65k	1.3m

ADVANCED COMMUNICATIONS

FINAL

Figure 4. Minimum Input Jitter Tolerance (DS1/E1) (for inputs supporting G.783 compliant sources)




Table 7. Amplitude and Frequency values for Jitter Tolerance (for inputs supporting G.783 compliant sources)

Туре	Spec.	Amplitu (Ul pk-p				uency Hz)	
		A1	A2	F1	F2	F3	F4
DS1	GR-1244-CORE	5	0.1	10	500	8k	40k
E1	ITU G.823	1.5	0.2	20	2.4k	18k	100k

High Speed Output Clock

The O1 SEC clock is supplied on a PECL/LVDS port with spot frequencies of;

- •19.44 MHz,
- •38.88 MHz,
- •155.52 MHz.
- •311.04 MHz,
- Dig 1.

(where Dig 1 is 1.544 MHz (SONET)/2.048 MHz (SDH), and multiples of 2, 4 and 8 depending on SONET/SDH mode setting).

The actual frequency is selectable via the <code>cnfg_differential_outputs</code> register. The O1 port can also support 311.04 MHz, which is enabled via the <code>cnfg_TO_output_enable</code> register. The O1 port can be made LVDS or PECL compatible via the <code>cnfg_differential_outputs</code> register.

Frame Sync and Multi-Frame Sync Clocks

Frame Sync (8 kHz) and Multi-Frame Sync (2 kHz) clocks will be provided on outputs FrSync and MFrSync. The FrSync and MFrSync clocks have a 50:50 mark/space ratio.

Low Jitter Multiple E1/DS1 Outputs

This feature added to Rev2.1 is activated using the <code>cnfg_control1</code> register. This sends a frequency of twice the Dig2 rate (see reg addr 39h, bits 7:6) to the APLL instead of the normal 77.76MHz. For this feature to be used, the Dig2 rate must only be set to 12352kHz/16384kHz using the <code>cnfg_TO_output_frequencies</code> register. The normal OC3 rate outputs are then replaced with E1/DS1 multiple rates. The E1(SONET)/DS1(SDH) selection is made in the same way as for Dig2 using the <code>cnfg_TO_output_enable</code> register. Table 9 shows the relationship between primary output frequencies and the corresponding output in E1/DS1 mode, and which output they are available from.

ADVANCED COMMUNICATIONS

FINAL

Output Wander and Jitter

Wander and jitter present on the output clocks are dependent on:

- 1. The magnitude of wander and jitter on the selected input reference clock (in locked mode):
- The internal wander and jitter transfer characteristic (in Locked mode);
- 3. The jitter on the local oscillator clock;
- 4. The wander on the local oscillator clock (in Holdover mode).

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed by using a digital phase-locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be gradually tightened again to remove wander. Since wander represents a relatively long-term deviation from the nominal operating frequency, it affects the rate of supply of data to the network element. Strong wander attenuation limits the rate of consumption of data to within a smaller range, so a larger buffer store is required to prevent data loss. But, since

Table 8. Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported
01	LVDS/PECL LVDS default	19.44 MHz, 38.88 MHz (default), 155.52 MHz, 311.04 MHz, Dig1 Dig1 is 1.544 MHz/2.048 MHz and multiples of 2, 4 and 8
02	TTL/CMOS	19.44 MHz fixed
FrSync	TTL/CMOS	FrSync, 8 kHz. 50:50 mark/space ratio
MFrSync	TTL/CMOS	MFrSync, 2 kHz. 50:50 mark/space ratio

Notes for Table 8.

Dig 1 is shown as either 1.544 MHz or 2.048 MHz, where 1.544 MHz is SONET and 2.048 MHz is SDH. Pin SONSDHB controls the default frequency output. When SONSDHB pin is High SONET is default, and when SONSDHB pin is Low SDH is default.


Table 9. Multiple E1/DS1 Ouputs in relation to Standard Outputs

	able 3. Martiple 21/ Box Suputs in relation to Standard Sutputs													
Mode	Freq to APLL	APLL Multiplier	APLL Freq	clk_ filt	clk_ filt/2	clk_ filt/4	clk_ filt/6	clk_ filt/8	clk_ filt/12	clk_ filt/16	clk_ filt/48	DPLL Freq		
Default	77.76	4	311.04	311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	77.76		
n value						16		8		4				
n x E1	32.768	4	131.072	131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	77.76		
n x T1	24.704	4	98.816	98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	77.76		
				F	requencie	es Availabl	e by Output	t						
				0	1			01		01				
										02				

ADVANCED COMMUNICATIONS

FINAL

Figure 5. Wander and Jitter Transfer Measured Characteristics



any buffer store potentially increases latency, wander may often only need to be removed at specific points within a network where buffer stores are acceptable, such as at digital cross connects. Otherwise, wander is sometimes not required to be attenuated and can be passed through transparently. The ACS8515 has programmable wander transfer characteristics in a range from 0.1 Hz to 20 Hz. The wander and jitter transfer characteristic is shown in Figure 5.

Wander on the local oscillator clock will not have significant effect on the output clock whilst in locked mode, so long as the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal. In Free-run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section 'Local Oscillator Clock'.

Phase Variation

There will be a phase shift across the ACS8515 between the selected input reference source and the output clock. This phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error), and TDEV (Time Deviation), which, although being specified in all relevent specifications, differ in acceptable limits in each one. Typical measurements for the ACS8515 are shown in Figures 6 and 7, for locked mode operation. Figure 8 shows a typical measurement of Phase Error accumulation in Holdover mode operation.

The required performance for phase variation during Holdover is specified in several ways depending upon the particular circumstances pertaining:

1. ETSI 300 462-5, Section 9.1, requires that the short-term phase error during switchover (i.e., Locked to Holdover to Locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.

ADVANCED COMMUNICATIONS

FINAL

Figure 6. Maximum Time Interval Error of $\mathbf{T}_{\mathrm{outo}}$ Output Port




Figure 7. Time Deviation of T_{outo} Output Port





Figure 8. Phase Error Accumulation of T_{OUTO} Output Port in Holdover Mode



ADVANCED COMMUNICATIONS

FINAL

2. ETSI 300 462-5, Section 9.2, requires that the long-term phase error in the Holdover mode should not exceed

 $\{(a1+a2)S+0.5bS^2+c\}$

where

a1 = 50 ns/s (allowance for initial frequency offset)

a2 = 2000 ns/s (allowance for temperature variation)

b = $1.16x10^{-4}$ ns/s² (allowance for ageing)

c = 120 ns (allowance for entry into Holdover mode).

3. ANSI Tin1.101-1994, Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 μ s each) occur during the first day of Holdover. This requires a frequency accuracy better than:

 $((24x60x60)+(255x125\mu s))/(24x60x60) = 0.37 ppm$

Temperature variation is not restricted, except to within the normal bounds of 0 to 50 Celsius.

4. Bellcore GR.1244.CORE, Section 5.2., Table 4, shows that an initial frequency offset of 50 ppb is permitted on entering Holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.

5. ITU G.822, Section 2.6, requires that the slip rate during category(b) operation (interpreted as being applicable to Holdover mode operation) be limited to less than 30 slips (of 125 μ s each) per hour

 $((((60 \times 60)/30)+125\mu s)/(60x60)) = 1.042 ppm$

Phase Build Out

Phase Build Out (PBO) is the function to minimise phase transients on the output SEC clock during input reference switching or mode switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference), the second, next highest priority reference source will be selected. During this transition, the Lost_Phase mode is entered.

The typical phase disturbance on clock reference source switching will be less than 10 ns on the ACS8515. For clock reference switching caused by the main input failing or being disconnected, then the phase disturbance

on the output will still be less than the 120 ns allowed for in the G.813 spec. The actual value is dependent on the frequency being locked to.

The PBO requirement, as specified in Telcordia GR1244-CORE, Section 5.7, in that a phase transient of greater than 3.5 μ s occuring in less than 0.1 seconds should be absorbed, will be implemented on a future version. ITU-T G.813 states that the max allowable short term phase transient response, resulting from a switch from one clock source to another, with Holdover mode entered in between, should be a maximum of 1 μ s over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm.

On the ACS8515, PBO can be enabled, disabled or frozen using the μP interface. By default, it is enabled. When PBO is enabled, it can also be frozen, which will disable the PBO operation on the next input reference switch, but will remain with the current offset. If PBO is disabled while the device is in the Locked mode, there will be a phase jump on the output SEC clocks as the DPLL locks back to 0 degree phase error.

Microprocessor Interface

The ACS8515 incorporates a serial microprocessor interface that is compatible with the Serial Peripheral Interface (SPI) for device setup.

Register Set

All registers are 8-bits wide, organised with the most-significant bit positioned in the left-most bit, with bit-significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g., flags) upwards. Several data fields are spread across multiple registers; their organisation is shown in the register map.



ADVANCED COMMUNICATIONS

FINAL

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some will be pinsettable. All configuration registers can be read out over the microprocessor port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_revision* register. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts_interrupts* register), any individual data field may be cleared by writing a '1' into each bit of the field (writing a '0' value into a bit will not affect the value of the bit). Details of each register are given in the Register Map and Register Map Description sections.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ (active High).

Bits in the interrupt status register are set (high) by the following conditions;

- 1. Any reference source becoming valid or going invalid
- 2. A change in the operating state (eg. Locked, Holdover etc.)
- 3. A brief loss of the currently selected reference source

All interrupt sources are maskable via the mask register <code>cnfg_interrupt_mask</code>, each one being enabled by writing a '1' to the appropriate bit.

Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted (high).

All interrupts are cleared by writing a '1' to the bit(s) to be cleared in the status register.

When all pending unmasked interrupts are cleared the interrupt pin will go inactive (low).

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt. The time taken to raise this interrupt is dependent on the leaky bucket configuration of the activity monitors. The very fastest leaky bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the reference source.

ADVANCED COMMUNICATIONS

FINAL

Register Map

Shaded areas in the map are 'don't care' and writing either 0 or 1 will not affect any function of the device.

Bits labelled 'Set to 0' or 'Set to 1' must be set as stated during initialisation of the device, either following power up, or after a power on reset (PORB). Failure to correctly set these bits may result in the device operating in an unexpected way.

Some registers do not appear in this list, for example 07 and 08. These are either not used, or have test functionality. Do not write to any undefined registers as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Table 10. Register Map

Addr. (Hex)	Parameter Name	Data Bit								
		7 (msb)	6	5	4	3	2	1	0 (Isb)	
02	chip_revision (read only)				Chip revision	number (7:0)				
03	cnfg_control1 (read/write)			Set to '0'	Analog div sync	Set to '0'	8k Edge Polarity	Set to '0'	Set to '0'	
04	cnfg_control2 (read/write)			Pł	ase loss flag lir	mit	Set to '0'	Set to '1'	Set to '0'	
05	sts_interrupts (read/write)			SEC2DIFF	SEC1DIFF	SEC2	SEC1			
06	(load) who)	Operating mode	Main ref failed						SEC3	
09	sts_operating_mode (read only)						Ope	rating mode (2	:0)	
OA	sts_priority_table (read only)		Highest prio	rity valid source	1	Cur	rently selected	ently selected reference source		
ОВ	(lead offly)		3 rd highest pri	ority valid source 2		2 nd highest priority valid source				
OC	sts_curr_inc_offset (read only)				Current increm	nent offset (7:0)				
OD					Current increme	ent offset (15:8)			
07							Current in	ncrement offset	(18:16)	
0E	sts_sources_valid (read only)			SEC2DIFF	SEC1DIFF	SEC2	SEC1			
OF									SEC3	
11	sts_reference_sources (read/write)		status	s <sec2></sec2>			status <	SEC1>	-	
12	(. 555,5,	status <sec2diff> status <sec1 diff=""></sec1></sec2diff>				C1 DIFF>				
14		status <sec3></sec3>								
18	cnfg_ref_selection_priority	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	
19	(read/write)	programmed _priority <sec2></sec2>			>	programmed _priority <sec1></sec1>				
1A		р	rogrammed _p	riority <sec2di< td=""><td>FF></td><td>pro</td><td>grammed _pric</td><td>ority <sec1diff< td=""><td>:></td></sec1diff<></td></sec2di<>	FF>	pro	grammed _pric	ority <sec1diff< td=""><td>:></td></sec1diff<>	:>	



ADVANCED COMMUNICATIONS

FINAL

Table 10. Register Map (continued).

Addr. (Hex)	Parameter Name		Data Bit						
		7 (msb)	6	5	4	3	2	1	0 (Isb)
1B	cnfg_ref_selection_priority (read/write)	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'
1C	(continued)	Set to '0'	Set to '0'	Set to '0'	Set to '0'	1	orogrammed _p	oriority <sec3></sec3>	
1D		Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'
1E		Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'
22	cnfg_ref_source_frequency (read/write)	divn	lock8k	bucket_id <	SEC1> (1:0)	referer	nce_source_fred	quency <sec1></sec1>	(3:0)
23	(,,	divn	lock8k	bucket_id <	SEC2> (1:0)	referer	nce_source_fred	quency <sec2></sec2>	(3:0)
24		divn	lock8k		et_id IFF> (1:0)	reference	e_source_frequ	ency <sec1dif< td=""><td>F> (3:0)</td></sec1dif<>	F> (3:0)
25		divn	lock8k		tet_id FF> (1:0)	reference	e_source_frequ	ency <sec2difi< td=""><td>F> (3:0)</td></sec2difi<>	F> (3:0)
28		divn	lock8k	bucket_id <	SEC3> (1:0)	referer	nce_source_fred	quency <sec3></sec3>	(3:0)
32	cnfg_operating_mode (read/write)					Forced operating mode			ode
33	cnfg_ref_selection (read/write)					force_select_reference_source			
34	cnfg_mode (read/write)	Auto external 2k enable	Phase alarm timeout enable	Clock edge	Set to '0'	External 2k Sync enable	SONET/ SDH I/P		Revertive mode
35	cnfg_control3 (read/write)			Set to '1'	Set to '0'				
36	cnfg_differential_inputs (read/write)							SEC2DIFF PECL	SEC1DIFF PECL
38	cnfg_output_enable (read/write)	311.04 MHz on 01		1=SONET 0=SDH for Dig1	Set to '0'	Set to '0'	O2 enable	Set to '0'	Set to '0'
39	cnfg_O1_output_frequencies (read/write)			Digi	tal 1				
ЗА	cnfg_differential_output (read/write)			01 frequen	cy selection	Set to '0'	Set to '0'	01 LVDS enable	01 PECL enable
3B	cnfg_bandwidth (read/write)	Auto b/w switch acq/lock	Acquisition bandwidth		Set to '0'	Normal/locked bandwidth		width	
3C	cnfg_nominal_frequency (read/write)	Nominal frequency (7:0)							
3D	(rodu) write)				Nominal fre	quency (15:8)			
40	cnfg_holdover_offset (read/write)	Set to '0'							
41	cnfg_freq_limit (read/write)				DPLL Frequenc	y offset limit (7:	0)		
42	(rodu) write)							DPLL Frequ limit	



ADVANCED COMMUNICATIONS

FINAL

Table 10. Register Map (continued).

Addr. (Hex)	Parameter Name	Data Bit								
		7 (msb)	6	5	4	3	2	1	0 (Isb)	
43	cnfg_interrupt_mask (read/write)	Set to '0'	Set to '0'	status SEC2DIFF	status SEC1DIFF	status SEC2	status SEC1	Set to '0'	Set to '0'	
44		Oper. mode	Main ref	Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	status SEC3	
45					Set to '0'	Set to '0'	Set to '0'	Set to '0'	Set to '0'	
46	cnfg_freq_divn (read/write)				Divide-input-b	y-n ratio (7:0)				
47					1	Divide-input-by-n	ratio (13:8)			
48	cnfg_monitors (read/write)			Ultra-fast switching	External source switch enable	Freeze phase buildout	Phase buildout enable	Frequency monitors configuration (1:0)		
50	cnfg_activ_upper_threshold 0 (read/write)			Configura	tion 0: Activity a	alarm set thresho	old (7:0)			
51	cnfg_activ_lower_threshold 0 (read/write)			Configurat	ion 0: Activity al	arm reset thresh	old (7:0)			
52	cnfg_bucket_size 0 (read/write)			Configur	ation 0: Activity	alarm bucket siz	e (7:0)			
53	cnfg_decay_rate 0 (read/write)							Configu decay_ra	ration 0: ate (1:0)	
54	cnfg_activ_upper_threshold 1 (read/write)			Configura	tion 1: Activity a	alarm set thresho	old (7:0)			
55	cnfg_activ_lower_threshold 1 (read/write)			Configurat	ion 1: Activity al	arm reset thresh	old (7:0)			
56	cnfg_bucket_size 1 (read/write)			Configur	ation 1: Activity	alarm bucket siz	e (7:0)			
57	cnfg_decay_rate 1 (read/write)							Configu decay_ra	ration 1: ate (1:0)	
58	cnfg_activ_upper_threshold 2 (read/write)			Configura	tion 2: Activity a	alarm set thresho	old (7:0)			
59	cnfg_activ_lower_threshold 2 (read/write)			Configurat	ion 2: Activity al	arm reset thresh	old (7:0)			
5A	cnfg_bucket_size 2 (read/write)			Configur	ation 2: Activity	alarm bucket siz	e (7:0)			
5B	cnfg_decay_rate 2 (read/write)								ration 2: ate (1:0)	
5C	cnfg_activ_upper_threshold 3 (read/write)		Configuration 3: Activity alarm set threshold (7:0)							
5D	cnfg_activ_lower_threshold 3 (read/write)		Configuration 3: Activity alarm reset threshold (7:0)							
5E	cnfg_bucket_size 3 (read/write)			Configur	ation 3: Activity	alarm bucket siz	e (7:0)			
5F	cnfg_decay_rate 3 (read/write)								ration 3: ate (1:0)	

ADVANCED COMMUNICATIONS

FINAL

Register Map Description

Table 11. Register Map Description

Addr.	Parameter Name	Description	Default
(Hex)			Value (bin)
02	chip_revision	This read-only register contains the chip revision number	0000001
		This revision = 1 Last revision (engineering samples) = 0	
	cnfg_control1	Bits (7:6) Unused	
		Bit 5 =1 32/24MHz to APLL: Feeds 2x Dig2 frequency to the APLL instead of the normal 77.76Mhz. Thus the normal OC3/STM1 outputs are replaced with multiple E1/T1 rates. Note: Dig2 set bits (Reg. 39h Bits (7:6)) must be set to 11 for this mode. =0 77.76MHz to APLL Bit 4	
03		 Synchronizes the dividers in the output APLL section to the dividers in the DPLL section such that their phases align. This is necessary in order to have phase alignment between inputs and output clocks at OC3 derived rates (6.48 MHz to 77.76 MHz). Keeping this bit high may be necessary to avoid the dividers getting out of synchronization when quick changes in frequency occur such as a force into Free-Run. The dividers may get out of phase following step changes in frequency, but in this mode the correct number of high frequency edges is guarenteed within any synchronization period. The output will frequency lock (default). The device will always remain in synchronization 2 seconds from a reset, before the default setting applies. 	XX000000
		Bits 3 Test control - leave unchanged, or set to '0'	
		Bit 2 =1 When in 8k locking mode the system will lock to the rising input clock edge. =0 When in 8k locking mode the system will lock to the falling input clock edge.	
		Bits (1:0) Test controls - leave unchanged, or set to '00'	
04	cnfg_control2	Bits (7:6) Unused.	XX100010
		Bits (5:3) define the phase loss flag limit. By default set to 4 (100) which corresponds to approximately 140°. A lower value sets a corresponding lower phase limit. The flag limit determines the value at which the DPLL indicates phase lost as a result of input jitter, a phase jump, or a frequency jump on the input.	
	sts_interrupts	Bits (2:0) Test controls - leave unchanged or set to '010'. This register contains one bit for each bit of sts_sources_valid, one for loss of reference the	
	ists_interrupts	device was locked to, and another for the operating mode. All bits are active high.	
		All bits except the 'main ref failed' bit (bit 14) are set on a 'change' in the state of the relevent status bit, i.e. if a source becomes valid, or goes invalid it will trigger an interrupt. If the Operating Mode (register 9) changes state the interrupt will be generated.	
		Bit 14 (main ref failed) of the interrupt status register is used to flag inactivity on the reference that the device is locked to much more quickly than the activity monitors can support. If bit 6 of the cnfg_monitors register (register 48) (flag ref loss on TDO) is set, then the state of this bit is driven onto the TDO pin of the device.	
		All bits are maskable by the bits in the cnfg_interrupt_mask register. Each bit may be cleared individually by writing a '1' to that bit, thus resetting the interrupt. Any number of bits can be cleared with a single write operation. Writing '0's will have no effect.	

ADVANCED COMMUNICATIONS

FINAL

Addr. (Hex)	Parameter Name	Description	Default Value (bin)
05	sts_interrupts	Bits (7:6) Unused	
	(continued)	Bit 5 SEC2DIFF (sts_interrupts bit 5)	
		Bit 4 SEC1DIFF (sts_interrupts bit 4)	XX0000XX
		Bit 3 SEC2 (sts_interrupts bit 3)	XX0000XX
		Bit 2 SEC1 (sts_interrupts bit 2)	
		Bits (1:0) Unused	
06		Bits 7 Operating mode (sts_interrupts bit 15)	
		Bit 6 Main ref failed (sts_interrupts bit 14)	ooxxxxxo
		Bits (5:1) Unused	00/////0
		Bit 0 SEC 3 (sts_interrupts bit 8)	
09	sts_operating_mode	This read-only register holds the current operating state of the main state machine. Figure 10 show how the values of the 'operating state' variable match with the individual states.	
		Bits (7:3) Unused	
		Bits (2:0) State	XXXXX001
		001 Freerun (default) 010 Holdover	
		100 Locked	
		110 Pre-locked 101 Pre-locked2	
		111 Phase lost	
	sts_priority_table	This is a 16-bit read-only register.	
		Bits (15:12) Third-highest priority valid source: this is the channel number of the input reference source which is valid and has the next-highest priority to the second-highest-priority valid source.	
		Bits (11:8) Second-highest priority valid source: this is the channel number of the input reference source which is valid and has the next-highest priority to the highest-priority valid source.	
		Bits (7:4) Highest-priority valid source: this is the channel number of the input reference source which is valid and has the highest priority; it may not be the same as the currently-selected reference source (due to failure history or changes in programmed priority).	
		Bits (3:0) Currently-selected reference source: this is the channel number of the input reference source which is currently input to the DPLL.	
		Note that these registers are updated by the state machine in response to the contents of the cnfg_ref_selection_priority register and the ongoing status of individual channels; channel number '0000', appearing in any of these registers, indicates that no channel is available for that priority.	
OA		Bits (7:4) Highest-priority valid source (sts_priority_table bits (7:4)) Bits (3:0) Currently selected reference source (sts_priority_table bits (3:0))	00000000
OB		Bits (7:4) 3 rd -highest-priority valid source (sts_priority_table bits (15:12)) Bits (3:0) 2 nd -highest-priority valid source (sts_priority_table bits (11:8))	00000000
	sts_curr_inc_offset	This read-only register contains a signed-integer value representing the 19 significant bits of the current increment offset of the digital PLL. The register may be read periodically to build up a historical database for later use during holdover periods (this would only be necessary if an external oscillator which did not meet the stability criteria described in Local Oscillator Clock section is used). The register will read 00000000 immediately after reset.	
OC		Bits (7:0) sts_curr_inc_offset bits (7:0)	00000000
OD		Bits (7:0) sts_curr_inc_offset bits (15:8)	00000000
07		Bits (7:3) Unused	XXXXX000
		Bits (2:0) sts_curr_inc_offset bits (18:16)	

ADVANCED COMMUNICATIONS

FINAL

	Parameter Name	Description	Default
(Hex)			Value (bin)
	sts_sources_valid	This register contains a bit to show validity for every reference source. =1 Valid source =0 Invalid source (default)	
		Bits (7:6) Unused	
		Bit 5 SEC2DIFF	
0E		Bit 4 SEC1DIFF	XX0000XX
		Bit 3 SEC2	
		Bit 2 SEC1	
		Bits (1:0) Unused	
OF		Bits (7:1) Unused	VVVVVVO
OF		Bit 0 SEC3	XXXXXXXO
	sts_reference_sources	This register holds the status of each of the input reference sources. The status of each reference source is shown in a 4-bit field. Each bit is active high. To aid status checking, a copy of each status bit 3 is provided in the sts_sources_valid register. The status is reported as follows: (Each bit may be cleared individually)	
		Status bit 3 = Source valid (no alarms) (bit 3 is combination of bits 0-2) (default 0) Status bit 2 = Out-of-band alarm (default 1) Status bit 1 = No activity alarm (default 1)	
		Status bit 0 = Phase lock alarm (default 0) Bits (7:4) Status of input reference source SEC2	
11		Bits (3:0) Status of input reference source SEC1	01100110
12		Bits (7:4) Status of input reference source SEC2DIFF	01100110
12		Bits (3:0) Status of input reference source SEC1DIFF	01100110
14		Bits (7:4) Unused	XXXX0110
	6. 6 1 11 1 11	Bits (3:0) Status of input reference source SEC3	
	cnfg_ref_selection_priority	This register holds the priority of each of the input reference sources. The priority values are all relative to each other, with lower-valued numbers taking higher priorities. Only the values 1 to 15 (dec) are valid - '0' disables the reference source. Each reference source must be given a unique priority, however two sources given the same priority number will be assigned on a first in first out basis.	
		It is recommended to reserve the priority value '1' as this is used when forcing reference selection via the cnfg_ref_selection register. If the user does not intend to use the cnfg_ref_selection register then priority value '1' need not be reserved.	
18		Bits (7:0) Must be set to '00000000' during initialisation	00110010
19		Bits (7:4) Programmed priority of input reference source SEC2	01010100
		Bits (3:0) Programmed priority of input reference source SEC1	
1A		Bits (7:4) Programmed priority of input reference source SEC2DIFF	01110110
		Bits (3:0) Programmed priority of input reference source SEC1DIFF	
1B		Bits (7:0) Must be set to '00000000' during initialisation	10011000
1C		Bits (7:4) Must be set to '0000' during initialisation	10111010
		Bits (3:0) Programmed priority of input reference source SEC3	
1D		Bits (7:0) Must be set to '00000000' during initialisation	11010001
1E		Bits (7:0) Must be set to '00000000' during initialisation	11111110

ADVANCED COMMUNICATIONS

FINAL

	Parameter Name	Description	Default
(Hex)			Value (bin)
	cnfg_ref_source_frequency	This register is used to set up each of the input reference sources.	
		Bits (7:6) of each byte define the operation undertaken on the input frequency, in accordance with the following key:	
		The input frequency is fed directly into the DPLL (default). The input frequency is internally divided down to 8 kHz, before being fed into the DPLL. (For high jitter tolerance). Unsupported configuration - do not use Uses the division coefficient stored in registers 46 & 47 (cnfg_freq_divn) to divide the input by this value prior to being fed into the DPLL. The frequency monitors must be disabled. The divided down frequency should equal 8 kHz. The frequency (3:0) should be set to the nearest spot frequency just below the actual input frequency. The DivN feature works for input frequencies between 1.544 MHz and 100 MHz.	
		Bits (5:4) together define which leaky bucket settings (0-3) are used, as defined in registers 50 to 5F. (default 00).	
		Bits (3:0) define the frequency of the reference source in accordance with the following key:	
		0000 8 kHz (default SEC1, SEC2) 0001 1544 kHz(SONET)/2048 kHz(SDH) (As defined by Register 34, bit 2) 0010 6.48 MHz 0011 19.44 MHz (default SEC1DIFF, SEC2DIFF, SEC3) 0100 25.92 MHz 0101 38.88 MHz 0110 51.84 MHz 0111 77.76 MHz 1000 155.52 MHz 1001 2 kHz 1010 4 kHz	
22	1	Frequency of reference source SEC1	00000000
23	1	Frequency of reference source SEC2	00000000
24	1	Frequency of reference source SEC1DIFF	00000011
25	1	Frequency of reference source SEC2DIFF	00000011
28	1	Frequency of reference source SEC3	00000011
32	cnfg_operating_mode	This register is used to force the device into a desired operating state, represented by the binary values shown in Figure 10. Value 0 (hex) allows the control state machine to operate automatically. Bits (7:3) Unused	xxxxx000
		Bits (2:0) Desired operating state (as per Figure 10)	
	cnfg_ref_selection	This register is used to force the device to select a particular input reference source, irrespective of its priority. Writing to this register temporarily raises the selected input to priority '1'. Provided no other input is already programmed with priority '1', and revertive mode is on, this source will be selected. Bits (7:4) Unused	
33		Bits (3:0) 0000 Automatic selection 0011 SEC1 0100 SEC2 0101 SEC1DIFF 0110 SEC2DIFF 1001 SEC3 1111 Automatic selection (default) Other values should not be used.	XXXX1111

ADVANCED COMMUNICATIONS

FINAL

Addr.	Parameter Name	Description	Default
(Hex)			Value (bin)
34	cnfg_mode	This register contains several individual configuration fields, as detailed below: Bit 7 =1 Auto 2 kHz Sync Enable: External 2 kHz Sync will be enabled only when the source is locked to 6.48 MHz. Otherwise it will be disabled. (default). =0 Auto 2 kHz Sync Disable: The user controls this function using bit 3 of this register, as described below. Bit 6 =1 Phase Alarm Timeout enable: The phase alarm will timeout after 100 seconds. (default). =0 Phase Alarm Timeout disable: The phase alarm will not timeout and must be reset by software. Bit 5 =1 Rising Clock Edge selected: The device will reference to the rising edge of the external oscillator signal. =0 Falling Clock Edge selected: The device will reference to the falling edge of the external oscillator signal (default). Bit 4 Unused. Must be set to '0' during initialisation. Bit 3 =1 External 2 kHz Sync Enable: The device will align the phase of its internally generated Frame Sync signal (8 kHz) and Multi-Frame Sync signal (2 kHz) with that of the signal supplied to the Sync2k pin. This input should be from the 2 kHz Multi-Frame Sync of an ACS8510. =0 External 2 kHz Sync Disable: The device will ignore the Sync2k pin (default). Bit 2 =1 SONET mode: The device expects the input frequency of any input channel given the value '0001' in the cnfg_ref_source_frequency register to be 1544 kHz. =0 SDH mode: The device expects the input frequency of any input channel given the value '0001' in the cnfg_ref_source_frequency register to be 2048 kHz. At start up or reset the bit value will be defaulted to the setting of pin SONSDHB. This setting can subsequently be altered by changing this bit value. Bit 0 =1 Revertive Mode: The device will switch to the highest priority source shown in sts_priority_table register, bits (7:4). =0 Non-revertive Mode: The device will switch to the presently selected source (default).	110X00X0 (SONSDHB=0) 110X01X0 (SONSDHB=1)
35	cnfg_control3	Bits (7:6) Unused Bits (5:4) Must be set to '10' during initialisation. Bits (3:0) Unused	XXOOXXXX
	cnfg_differential_inputs	This register contains two individual configuration fields	
36		Bits (7:2) Unused Bit 1 =1 Input SEC2DIFF is PECL compatible (default) =0 Input SEC2DIFF is LVDS compatible Bit 0	XXXXXX10
		=1 Input SEC1DIFF is PECL compatible =0 Input SEC1DIFF is LVDS compatible (default)	

ADVANCED COMMUNICATIONS

FINAL

Addr.	Parameter Name		Desc	ription		Default		
(Hex)						Value (bin)		
38	cnfg_output_enable	This register contains several individual configuration fields, as follows:						
		Bit 7						
		=1	=1 O1 output frequency set to 311.04 MHz					
		=0	=0 O1 output frequency set by Address 3A (5:4) (default)					
		Bit 6	Unused. Must be set to '0' during i	nitialisation				
		Bit 5						
		=1 =0	SONET mode selected for Dig1 SDH mode selected for Dig1 (defau	ıl+\				
			- see register cnfg_01_output_freq					
		Bits (4:3)	Unused. Must be set to '0' during i	nitialisation				
		Bit 2						
		=1 =0	Output port O2 enabled (19.44 Mb Output port O2 disabled	Hz) (default)				
		ľ	output port oz aloubiou					
		Bits (1:0)	Unused. Must be set to '0' during i	nitialisation				
		+	bled" means the output port holds					
39	cnfg_01_output_frequencies	This registe	er holds the frequency selections for	each outpu	t port, as detailed below.	XXOOXXXX		
		Bits (7:6)	Unused	Bits (5:4)	Dig1			
				00 01	1544 kHz/2048 kHz (default) 3088 kHz/4096 kHz			
				10	6176 kHz/8192 kHz			
				11	12352 kHz/16384 kHz			
		Bits (3:2)	Unused	Bits (1:0)	Unused			
			e frequency values are shown for Soster cnfg_output_enable.	ONET/SDH.	They are selected via the SONET/SDH			
ЗА	cnfg_differential_output		er holds the frequency selections an as detailed below.	d the port-te	echnology type for the differential	XX00XX10		
		Bits (7:6)	Unused	Bits (3:2)	Unused			
		Bits (5:4)	01	Bits (1:0)	01			
		00	38.88 MHz (default)	00	Port disabled			
		01 10	19.44 MHz 155.52 MHz	01 10	PECL-compatible LVDS-compatible (default)			
		11	Dig1	11	Unused			
3B	cnfg_bandwidth	This registe	er contains information used to cont	rol the opera	ation of the digital PLL. When	0111X101		
			selection is set to automatic, the DI					
			vill alway use the normal/locked band		g when in lock. When set to manual, ing.			
		Bit 7						
		=1	Automatic operation					
		=0	Manual operation (default)					
		Bits (6:4)	Acquisition bandwidth	Bit (2:0)	Loop bandwidth			
		000 001	0.1 Hz 0.3 Hz	000 001	0.1 Hz 0.3 Hz			
		010	0.5 Hz	010	0.5 Hz			
		011	1.0 Hz	011	1.0 Hz			
		100	2.0 Hz	100	2.0 Hz			
		101 110	4.0 Hz 8.0 Hz	101 110	4.0 Hz (default) 8.0 Hz			
		1110	17 Hz (default)	110	8.0 Hz 17 Hz			
		Bit 3	Unused					



ADVANCED COMMUNICATIONS

FINAL

	Parameter Name	Description	Default Value (bin)
	cnfg_nominal_frequency	This register holds a 16 bit unsigned integer allowing compensation for offset of the crystal oscillator from the nominal 12.8 MHz. See section Crystal Frequency Calibration. Default results in 0 ppm adjustment.	
3C	1	Bits (7:0) cnfg_nominal_frequency bits (7:0)	10011001
3D	1	Bits (7:0) cnfg_nominal_frequency bits (15:8)	10011001
	cnfg_holdover_offset	This register holds 1 bit which must be set to '0' during initialization.	
40		Bit 7 Must be set to '0' during initialization	1XXXXXXX
		Bits (6:0) Unused	
	cnfg_freq_limit	This register holds a 10 bit unsigned integer representing the pull-in range of the DPLL. It should be set according to the accuracy of crystal implemented in the application, using the following formula;	
		Frequency range +/- (ppm) = (cnfg_freq_limit x 0.0785)+0.01647 or cnfg_freq_limit = (Frequency range +/- (ppm) - 0.01647) / 0.0785	
		Default value when SRCSW is left unconnected or tied low is ± 9.3 ppm. Default value when SRCSW is high is the full range of around ± 80 ppm.	
41		Bits (7:0) cnfg_freq_limit bits (7:0)	01110110 (SRCSW low) 11111111 (SRCSW high)
42		Bits (7:2) Unused	XXXXXX00 (SRCSW low) XXXXXX11
		Bits (1:0) cnfg_freq_limits bits (9:8)	(SRCSW high)
	cnfg_interrupt_mask	Each bit, if set '0' will disable the appropriate interrupt source in the interrupt status register.	
]	Bit (7:6) Must be set to '00' during initialisation	
		Bit 5 Status SEC2DIFF	
40		Bit 4 Status SEC1DIFF	4444444
43		Bit 3 Status SEC2	11111111
		Bit 2 Status SEC1	
		Bit (1:0) Must be set to '00' during initialisation	
		Bit 7 Oper. mode	
4.4		Bit 6 Main ref	4444444
44		Bit (5:1) Must be set to '00000' during initialisation	11111111
		Bit 0 Interrupt source	
45		Bit (7:5) Unused	XXX11111
		Bit (4:0) Must be set to '00000' during initialisation	ļ
	cnfg_freq_divn	This 14 bit integer is used as the divisor for any input to get the phase locking frequency desired. Only active for inputs with the DivN bit set to '1'. This will cause the input frequency to be divided by (n+1) prior to phase comparison, e.g. program N to:	
		((input freq)/8kHz)-1	
		The reference_source_frequency bits should be set to reflect the closest spot frequency to the input frequency, but must be lower than the input frequency.	
46		Bits (7:0) cnfg_freq_divn bits (7:0)	00000000
47		Bits (7:6) Unused	XX000000
		Bits (5:0) cnfg_freq_divn bits (13:8)	

ADVANCED COMMUNICATIONS

FINAL

This register allows global configuration of monitors and control of phase build out. Bit 7 Unused Bit 6 Unused Bit 6 Unused Bit 5 —1 Enables ultra fast switching: Allows the DPLL to raise an activity alarm on the curselected source after missing only a few cycles. See section on Ultra Fast Switching. O Normal operation (default) Bit 4 —1 Forces locking to SEC1 (pin 29) if pin SRCSW high, or SEC2 (pin 30) if pin SRCSW ignored, and automatic control enabled Bit 3 —1 Will freeze the output phase relationship with the current input to output phase —0 Allows changes in input to output phase offset to take place (Normal phase build (default) Bit 2 —1 Enables phase builtid out (default) —O DPLL will allows lock to 0° Bits (1:0) are for configuring frequency monitors- 00 = off, 01 = 15ppm, others are refuture use. onfg_activ_upper_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be reised onfg_decay_rate 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare onfg_decay_rate 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in the leak pucket in the leaky bucket can reach given an inactive in the leak pucket in the leaky bucket can reach given an inactive in the leak pucket in the leaky bucket can reach given an inactive in the leak pucket in the leaky bucket can reach given an inactive in the leak pucket in the leaky bucket in t	l l	ault (bin)
Bit 5 =1 Enables ultra fast switching: Allows the DPLL to raise an activity alarm on the curselected source after missing only a few cycles. See section on Ultra Fast Switching. =0 Normal operation (default) Bit 4 =1 Forces locking to SEC1 (pin 29) if pin SRCSW high, or SEC2 (pin 30) if pin SRCS' =0 Pin SRCSW ignored, and automatic control enabled Bit 3 =1 Will freeze the output phase relationship with the current input to output phase =0 Allows changes in input to output phase offset to take place (Normal phase build (default) =0 DPLL will allows lock to 0° Bits (1:0) are for configuring frequency monitors- 00 = off, 01 = 15ppm, others are refuture use. 50 onfg_activ_upper_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare 51 onfg_docay_rate 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in onfg_docay_rate 0 Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is prog in ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of C 11 respectively. However, these buckets are not 'true' leaky bucket in nature. The I stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 onfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 onfg_activ_lower_threshold 1 As for register 50 but for bucket 1.		
Bit 5 1 Enables ultra fast switching: Allows the DPLL to raise an activity alarm on the curselected source after missing only a few cycles. See section on Ultra Fast Switching. Normal operation (default) Bit 4 1 Forces locking to SEC1 (pin 29) if pin SRCSW high, or SEC2 (pin 30) if pin SRCSW ignored, and automatic control enabled Bit 3 1 Will freeze the output phase relationship with the current input to output phase on Allows changes in input to output phase offset to take place (Normal phase built (default) Bit 2 1 Enables phase builtd out (default) O DPLL will allows lock to 0° Bits (1:0) are for configuring frequency monitors- 00 = off, 01 = 15ppm, others are refuture use. onfg_activ_upper_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare on fg_activ_lower_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare on fg_activ_lower_threshold 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in active in ratios of the fill litate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 1:28 ms interval that has experienced some level of inactivity. The decay rate is proper in ratios of the fill litate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 1:1 respectively. However, these buckets are not 'true' leaky buckets in nature. The stopps 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rationactive one. As for register 50 but for bucket 1. onfg_activ_upper_threshold 1 As for register 52 but for bucket 1. As for register 53 but for bucket 1.		
-1. Enables ultra fast switching: Allows the DPLL to raise an activity alarm on the curselected source after missing only a few cycles. See section on Ultra Fast Switching. -0 Normal operation (default)		
### 1 Forces locking to SEC1 (pin 29) if pin SRCSW high, or SEC2 (pin 30) if pin SRCSS = 0 Pin SRCSW ignored, and automatic control enabled ### 1 Bit 3 ### 1 Will freeze the output phase relationship with the current input to output phase = 0 Allows changes in input to output phase offset to take place (Normal phase built (default) ### 1	rrently	
=1 Will freeze the output phase relationship with the current input to output phase =0 Allows changes in input to output phase offset to take place (Normal phase built (default) Bit 2 =1 Enables phase builtd out (default) =0 DPLL will allows lock to 0° Bits (1:0) are for configuring frequency monitors- 00 = off, 01 = 15ppm, others are refuture use. 50 cnfg_activ_upper_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be raised cnfg_activ_lower_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare cnfg_bucket_size 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in cnfg_decay_rate 0 Bits (7:2) Unused Bits (7:2) Unused Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is progin ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 11 respectively. However, these buckets are not 'true' leaky buckets in nature. The I stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 cnfg_activ_lower_threshold 1 As for register 52 but for bucket 1. 56 cnfg_bucket_size 1 As for register 53 but for bucket 1.	SW low (SRCS X00:	00101 SW low) 10101 W high)
=1 Enables phase builtd out (default) =0 DPLL will allows lock to 0° Bits (1:0) are for configuring frequency monitors- 00 = off, 01 = 15ppm, others are refuture use. 50 cnfg_activ_upper_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be raised cnfg_activ_lower_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare cnfg_bucket_size 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in cnfg_decay_rate 0 Bits (7:2) Unused 53 Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is progin ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0.11 respectively. However, these buckets are not 'true' leaky buckets in nature. The stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 cnfg_activ_lower_threshold 1 As for register 51 but for bucket 1. 56 cnfg_bucket_size 1 As for register 52 but for bucket 1.	offset	
future use. 50 cnfg_activ_upper_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be raised 51 cnfg_activ_lower_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare 52 cnfg_bucket_size 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in 53 cnfg_decay_rate 0 Bits (7:2) Unused Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is prog in ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 11 respectively. However, these buckets are not 'true' leaky buckets in nature. The 1 stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 cnfg_activ_lower_threshold 1 As for register 51 but for bucket 1. 56 cnfg_bucket_size 1 As for register 53 but for bucket 1.		
cnfg_activ_lower_threshold 0 Bits (7:0) set the value in the leaky bucket that causes the activity alarm to be cleare cnfg_bucket_size 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in cnfg_decay_rate 0 Bits (7:2) Unused Bits (7:2) Unused Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is progrim ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 11 respectively. However, these buckets are not 'true' leaky buckets in nature. The stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. cnfg_activ_lower_threshold 1 As for register 52 but for bucket 1. cnfg_decay_rate 1 As for register 53 but for bucket 1.	eserved for	
52 cnfg_bucket_size 0 Bits (7:0) set the maximum value that the leaky bucket can reach given an inactive in cnfg_decay_rate 0 Bits (7:2) Unused Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is progrim ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0:11 respectively. However, these buckets are not 'true' leaky buckets in nature. The stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 cnfg_activ_lower_threshold 1 As for register 51 but for bucket 1. 56 cnfg_bucket_size 1 As for register 52 but for bucket 1.	d. 0000	00110
cnfg_decay_rate 0 Bits (7:2) Unused Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is prog in ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 11 respectively. However, these buckets are not 'true' leaky buckets in nature. The bit stops 'leaking' when it is being filled. This means that the fill and decay rates can bit (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 cnfg_activ_lower_threshold 1 As for register 51 but for bucket 1. 56 cnfg_bucket_size 1 As for register 52 but for bucket 1.	ed. 0000	00100
Bits (1:0) control the leak rate of the leaky bucket. The fill-rate of the bucket is +1 for 128 ms interval that has experienced some level of inactivity. The decay rate is proging in ratios of the fill rate. The ratio can be set to 1:1, 2:1, 4:1, 8:1 by using values of 0 of 11 respectively. However, these buckets are not 'true' leaky buckets in nature. The stops 'leaking' when it is being filled. This means that the fill and decay rates can be (00 = 1:1) with the net effect that an active input can be recognised at the same rate inactive one. 54 cnfg_activ_upper_threshold 1 As for register 50 but for bucket 1. 55 cnfg_activ_lower_threshold 1 As for register 51 but for bucket 1. 56 cnfg_bucket_size 1 As for register 52 but for bucket 1.	nput. 0000	01000
55 cnfg_activ_lower_threshold 1 As for register 51 but for bucket 1. 56 cnfg_bucket_size 1 As for register 52 but for bucket 1. 57 cnfg_decay_rate 1 As for register 53 but for bucket 1.	grammable 00, 01, 10, XXXX bucket pe the same	XXX01
56 cnfg_bucket_size 1 As for register 52 but for bucket 1. 57 cnfg_decay_rate 1 As for register 53 but for bucket 1.	000	00110
57 cnfg_decay_rate 1 As for register 53 but for bucket 1.	000	00100
	000	01000
58 cnfg_activ_upper_threshold 2 As for register 50 but for bucket 2.	XXX	XXX01
1	0000	00110
59 cnfg_activ_lower_threshold 2 As for register 51 but for bucket 2.	000	00100
5A cnfg_bucket_size 2 As for register 52 but for bucket 2.	0000	01000
5B cnfg_decay_rate 2 As for register 53 but for bucket 2.	XXXX	XXX01
5C cnfg_activ_upper_threshold 3 As for register 50 but for bucket 3.	0000	00110
5D cnfg_activ_lower_threshold 3 As for register 51 but for bucket 3.	000	00100
5E cnfg_bucket_size 3 As for register 52 but for bucket 3.	0000	01000
5F cnfg_decay_rate 3 As for register 53 but for bucket 3.	XXXX	XXX01



ADVANCED COMMUNICATIONS

FINAL

Selection of Input Reference Clock Source

Under normal operation, the input reference sources are selected automatically by an order of priority, where SEC1 is the highest priority, SEC2 is the second highest priority and SEC3 is the lowest priority. The priorities can be re-assigned with external software. The SEC1 reference source has inputs via either a low speed TTL input port or a high speed PECL/ LVDS input port. Similarly, the SEC2 reference source has both a low speed TTL or a high speed PECL/LVDS input port. The SEC3 (standby) reference source only has provision via a low speed TTL input port. There is provision for one sync clock input via a TTL port. Whilst SEC1, SEC2 and SEC3 reference source inputs can all be active at the same time, only one of the TTL or PECL/LVDS input ports for the SEC1 and SEC2 reference sources may be used at any time, the inactive port is ignored, by setting the priority of that port to zero.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. The ACS8515 has two modes of operation; Revertive and Non-Revertive. In Revertive mode, if a revalidated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimise the clock switching events and choose Non-Revertive mode. In Non-Revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the sts sources valid register and, if not masked, will generate an interrupt. Selection of the re-validated source can only take place under software control the software should briefly enable Revertive mode to affect a switch-over to the higher priority source. If the selected source fails under these conditions the device will still not select the higher priority source until instructed to do so by the software, by briefly setting the Revertive mode bit. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-Revertive mode remains on. This is the case even if there are lower priority references available or the currently selected reference fails. When the ONLY valid reference sources that are available have a lower priority than the selected reference, a failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-Revertive mode has been chosen.

Automatic Control Selection

When automatic selection is required, the cnfg_ref_selection registers must be set to allzero or all-one. The configuration registers. cnfg ref selection priority, held in the µP port are organised as 5, 4-bit registers with each representing an input reference port. Unused ports should be given the value '0000' in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each reference source should be given a unique number, the valid values are 1 to 15 (dec). A value of 0 disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers.

ADVANCED COMMUNICATIONS

FINAL

Ultra Fast Switching

A reference source is normally disqualified after the leaky bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if register 48H, bit 5 (Ultra Fast Switching), is set then a loss of activity of just a few reference clock cycles will set the 'no activity alarm' and cause a reference switch. This can be chosen to cause an interrupt to occur instead of, or as well as, causing the reference switch.

External Protection Switching

Fast external switching between inputs SEC1 and SEC2 can also be triggered directly from a dedicated pin (SRCSW). This mode can be activated either by holding this pin high during reset, or by writing to bit 4 of register address 48Hex.


Once external protection switching is enabled, then the value of this pin directly selects either SEC1 (SRCSW high) or SEC2 (SRCSW low). If this mode is activated at reset by pulling the SRCSW pin high, then it configures the default frequency tolerance of SEC1 and SEC2 to +/-80 ppm (register address 41Hex and 42Hex).


Any of these registers can be subsequently set by external s/w if required.

When external protection switching is enabled, the device will operate as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. The operating state (sts_operating_mode register) will always indicate 'locked' in the mode.

Activity Monitoring

The ACS8515 has a combined inactivity and irregularity monitor. The ACS8515 uses a 'leaky bucket' accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators are used when alarms have to be triggered either by fairly regular defect events, which occur sufficiently close together, or by defect events which occur in bursts. Events which are sufficiently spread out should not trigger the alarm. By controlling the alarm setting threshold, the point at which the alarm is triggered can be controlled. The point at which





ADVANCED COMMUNICATIONS

FINAL

the alarm is cleared depends upon the decay rate and the alarm-clearing threshold. On the alarm-setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur a little more spread out, but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. On the alarm-clearing side, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarmclearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set). See Figure 9.

The 'leaky bucket' accumulators are programmable for size, alarm set & reset thresholds and decay rate. Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the accumulator is incremented. The accumulator will continue to increment up to the point that it reaches the programmed bucket size. The 'fill rate' of the leaky bucket is, therefore, 8 units/second. The "leak rate" of the leaky bucket is programmable to be in multiples of the fill rate (x1, x0.5, x0.25 and x0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to 'leak' at the same time as a 'fill' is avoided by preventing a 'leak' when a 'fill' event occurs.

Disqualification of a non-selected reference source is based on inactivity, or on an out of band result from the frequency monitors. The currently selected reference source can be

Leaky bucket timing

The time taken to raise an inactivity alarm on a reference source that has previously been fully active (leaky bucket empty) will be:

where N is the number of the relevent leaky bucket configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_activ_upper_threshold* is 6, therefore the default time is 0.75 s.

The time taken to cancel the activity alarm on a previously completely inactive reference source is calculated as:

where N is the number of the relevent leaky bucket configuration in each case. The default settings are shown in the following:

$$\frac{2^{1} \times (8-4)}{2} = 1.0 \text{ s}$$



ADVANCED COMMUNICATIONS

FINAL

disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, active reference source is selected.

Restoration of repaired reference sources is handled carefully to avoid inadvertant disruption of the output clock. The ACS8515 operates in a Non-Revertive mode by default. In this mode, if the restored reference source has a higher priority than the reference source which is currently selected, a switch-over to the restored source will not tale place automatically. A restored reference source will assume its correct place in the priority table but a switch-over will only take place automatically upon failure of the currently selected source. It is possible to invoke a switch-over by external control or by enabling Revertive mode.

Modes of Operation

The ACS8515 has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-Locked, Lost_Phase and Pre-Locked2). These are shown in the State Transition Diagram, Figure 10.

The ACS8515 can operate in Forced or Automatic control. On reset, the ACS8515 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In

the Free-run mode, the timing and synchronization signals generated from the ACS8515 are based on the Master clock frequency provided from the external oscillator and are not synchronized to an input reference source. The frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the Master clock.

The transition from Free-run to Pre-locked occurs when the ACS8515 selects a reference source.

Pre-Locked Mode

The ACS8515 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE specification, if the selected reference source is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-run mode and another reference source is selected.

Locked Mode

The Locked mode is used when an input reference source has been selected and the PLL has had time to lock. When the Locked mode is achieved, the output signal is in phase and locked to the selected input reference source. The selected input reference source is determined by the priority table. When the ACS8515 is in Locked mode, the output frequency and phase follows that of the selected input reference source. Variations of the external crystal frequency have a minimal effect on the output frequency. Only the minimum to maximum frequency range is affected. Note that the term, 'in phase', is not applied in the conventional sense when the ACS8515 is used as a frequency translator (e.g., when the input frequency is 2.048 MHz and the output frequency is 19.44 MHz) as the input and output cycles will be constantly moving past each other; however, this variation will itself be cyclical over time unless the input and output are not locked.



ADVANCED COMMUNICATIONS

FINAL

Lost-Phase Mode

Lost-phase mode is entered when the current phase error, as measured within the DPLL, is larger than a preset limit (see register 04, bits 5:3), as a result of a frequency or phase transient on the selected reference source. This mode is similar in behavior to the Pre-locked or Pre-locked(2) modes, although in this mode the DPLL is attempting to regain lock to the same reference rather than attempt lock to a new reference. If the DPLL cannot regain lock within 100 s, the source is disqualified, and one of the following transitions takes place:

- 1. Go to Pre-Locked(2);
 - If a known-good standby source is available.
- 2. Go to Holdover:
 - If no standby sources are available.

Holdover Mode

The Holdover mode is used when the circuit was in Locked mode but the selected reference source has become unavailable and a replacement has not yet been selected.

Holdover freezes the DPLL at the current frequency (as reported by the sts_curr_inc_offset register). The proportional DPLL path is ignored so that recent signal disturbances do not affect the Holdover frequency value.

Pre-Locked(2) Mode

This state is very similar to the Pre-Locked state. It is entered from the Holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority reference source is restored.


Power On Reset - PORB

The Power On Reset (PORB) pin resets the device if forced Low for a power-on-reset to be initiated. The reset is asynchronous, the minimum low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Asserting Reset (POR) is required at power on, and may be re-asserted at any time to restore defaults. This is implemented most simplistically by an external capacitor to GND along with the internal pull-up resistor. The ACS8515 is held in a reset state for 250 ms after the PORB pin has been pulled High. In normal operation PORB should be held High.

ADVANCED COMMUNICATIONS

FINAL

Figure 10. Automatic Mode Control State Diagram



ADVANCED COMMUNICATIONS

FINAL

Electrical Specification

Important Note: The 'Absolute Maximum Ratings' are stress ratings only, and functional operation of the device at conditions other than those indicated in the 'Operating Conditions' sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 12. Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage V_{DD} , V_{D} +, V_{A} 1+, V_{A} 2+	V _{DD}	-0.5	3.6	٧
Input Voltage (non-supply pins)	Vin	-	5.5	V
Output Voltage (non-supply pins)	Vout	-	5.5	V
Ambient Operating Temperature Range	T _A	-40	85	°C
Storage Temperature	T _{stor}	-50	150	°C

Table 13. Operating Conditions

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Power Supply (dc voltage) VDD, VD+,VA1+, VA2+, VDD_DIFF	VDD	3.0	3.3	3.6	V
Power Supply (dc voltage) VDD5	VDD5	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T _A	-40	-	85	°C
Supply Current Typical - one 19 MHz output Maximum - 190 mA before s/w initialisation, 150 mA after s/w initialisation	IDD	-	110	190/150	mA
Total power dissipation	P _{TOT}	-	360	685	mW

Table 14. DC Characteristics: TTL Input Pad

Across all operating conditions, unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
V _{in} High	V_{ih}	2.0	-	-	V
V _{in} Low	V _{iI}	-	-	0.8	V
Input Current	l _{in}	-	-	10	μΑ

ADVANCED COMMUNICATIONS

FINAL

Table 15. DC Characteristics: TTL Input Pad with Internal Pull-up

Across all operating conditions, unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
V _{in} High	V _{ih}	2.0	-	-	V
V _{in} Low	V _{ii}	-	-	0.8	V
Pull-up Resistor	PU	30	-	80	kΩ
Input Current	l _{in}	-	-	120	μΑ

Table 16. DC Characteristics: TTL Input Pad with Internal Pull-down

Across all operating conditions, unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
V _{in} High	V _{ih}	2.0	-	-	V
V _{in} Low	V _{ii}	-	-	0.8	V
Pull-down Resistor	PD	30	-	80	kΩ
Input Current	I _{in}	-	-	120	μΑ

Table 17. DC Characteristics: TTL Output Pad

Across all operating conditions, unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Vout Low IoI = 4mA	Vol	0	-	0.4	٧
Vout High Ioh = 4mA	Voh	2.4	-		V
Drive Current	ID	-	-	4	mA

ADVANCED COMMUNICATIONS

FINAI

Table 18. DC Characteristics: PECL Input/Output Pad

Across operating conditions, unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
PECL Input Low voltage Differential inputs (Note 1)	V _{ILPECL}	VDD-2.5	-	VDD-0.5	V
PECL Input High voltage Differential inputs (Note 1)	V _{IHPECL}	VDD-2.4	-	VDD-0.4	V
Input Differential voltage	V _{IDPECL}	0.1	-	1.4	V
PECL Input Low voltage Single ended input (Note 2)	V _{ILPECL_S}	VDD-2.4	-	VDD-1.5	V
PECL Input High voltage Single ended input (Note 2)	V _{IHPECL_S}	VDD-1.3	-	VDD-0.5	V
Input High current Input differential voltage V _{ID} = 1.4v	I	-10	-	+10	μА
Input Low current Input differential voltage V _{ID} = 1.4v	I _{ILPECL}	-10	-	+10	μА
PECL Output Low voltage (Note 3)	V _{OLPECL}	VDD-2.10	-	VDD-1.62	V
PECL Output High voltage (Note 3)	V _{OHPECL}	VDD-1.25	-	VDD-0.88	V
PECL Output Differential voltage (Note 1)	V _{ODPECL}	580	-	900	mV

Notes for Table 18

Unused differential input ports should be left floating and set in LVDS mode, or the positive and negative inputs tied to VDD and GND respectively.

Note 1. Assuming a differential input voltage of at least 100 mV.

Note 2. Unused differential input terminated to VDD-1.4 V.

Note 3. With 50 Ω load on each pin to VDD-2 V . i.e. 82 Ω to GND and 130 Ω to VDD.

ADVANCED COMMUNICATIONS

FINAL

Figure 11. Recommended Line Termination for PECL Input/Output Ports




Table 19. DC Characteristics: LVDS Input/Output Pad

Across all operating conditions, unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
LVDS Input voltage range Differential input voltage = 100 mV	$V_{_{ m VRLVDS}}$	0	-	2.40	V
LVDS Differential input threshold	V_{DITH}	-100	-	+100	mV
LVDS Input Differential voltage	V _{IDLVDS}	0.1	-	1.4	V
LVDS Input termination resistance Must be placed externally across the LVDS+/- input pins of ACS8515. Resistor should be 100 ohm with 5% tolerance	R _{term}	95	100	105	Ω
LVDS Output high voltage (Note 1)	V _{OHLVDS}	-	-	1.585	V
LVDS Output low voltage (Note 1)	V _{OLLVDS}	0.885	-	-	V
LVDS Differential output voltage (Note 1)	V _{ODLVDS}	250	-	450	mV
LVDS Charge in magnitude of differential output voltage for complimentary states (Note 1)	$V_{DOSLVDS}$	-	-	25	mV
LVDS output offset voltage Temperature = 25°C (Note 1)	V _{oslvds}	1.125	-	1.275	V

Note 1. With 100 Ω load between the differential outputs.

ADVANCED COMMUNICATIONS

FINAL

Figure 12. Recommended Line Termination for LVDS Input/Output Ports




Table 20. DC Characteristics: Output Jitter Generation (Test definition G.813)

Across all operating conditions, unless otherwise stated

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
G.813 for 155.52 MHz option 1	500 Hz to 1.3 MHz	UI _{pp} = 0.5	0.058 (Note 2)
G.813 for 155.52 MHz option 1	65 kHz to 1.3 MHz	UI _{pp} = 0.1	0.048 (Note 3) 0.048 (Note 2)
	12 kHz to 1.3 MHz		0.053 (Note 4) 0.053 (Note 5)
		UI _{pp} = 0.1	0.058 (Note 6) 0.053 (Note 7)
G.813 for 155.52 MHz option 2			0.053 (Note 2) 0.058 (Note 3)
G.513 101 133.32 WHZ OPTION 2			0.057 (Note 8) 0.055 (Note 9)
			0.057 (Note 10) 0.057 (Note 11)
			0.057 (Note 12) 0.053 (Note 13)
G.813 & G.812 for 2.048 MHz option 1	20 Hz to 100 kHz	UI _{pp} = 0.05	0.046 (Note 14)

ADVANCED COMMUNICATIONS

FINAL

Table 21. DC Characteristics: Output Jitter Generation (Test definition G.812)

Across all operating conditions, unless otherwise stated

Output jitter generation measured over 60 seconds interval, UI pp max measured using Vectron 6664 12.8 MHz TCXO on ICT Flexacom + 10 MHz reference from Wavetek 905.

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
G.812 for 1.544 MHz	10 Hz to 40 kHz	UI _{pp} = 0.05	0.036 (Note 14)
G.812 for 155.52 MHz electrical	500 Hz to 1.3 MHz	UI _{pp} = 0.5	0.058 (Note 3)
G.812 for 2.048 MHz electrical	65 kHz to 1.3 MHz	UI _{pp} = 0.075	0.048 (Note 3)

Table 22. DC Characteristics: Output Jitter Generation (Test definition ETS-300-462-3)

Across all operating conditions, unless otherwise stated

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
ETS-300-462-3 for 2.048 MHz SEC	20 Hz to 100 kHz	UI _{pp} = 0.5	0.046 (Note 14)
ETS-300-462-3 for 2.048 MHz SEC (Filter spec 49 Hz to 100 kHz)	20 Hz to 100 kHz	UI _{pp} = 0.2	0.046 (Note 14)
ETS-300-462-3 for 2.048 MHz SSU	20 Hz to 100 kHz	UI _{pp} = 0.05	0.046 (Note 14)
ETS-300-462-3 for 155.52 MHz	500 Hz to 1.3 MHz	UI _{pp} = 0.5	0.058 (Note 3)
ETS-300-462-3 for 155.52 MHz	65 kHz to 1.3 MHz	UI _{pp} = 0.1	0.048 (Note 3)

ADVANCED COMMUNICATIONS

FINAL

Table 23. DC Characteristics: Output Jitter Generation (Test definition GR-253-CORE)

Across all operating conditions, unless otherwise stated

Output jitter generation measured over 60 seconds interval, UI pp max measured using Vectron 6664 12.8 MHz TCXO on ICT Flexacom + 10 MHz reference from Wavetek 905.

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
GR-253-CORE net i/f, 51.84 MHz	100 Hz to 400 kHz	UI _{pp} = 1.5	0.022 (Note 3)
GR-253-CORE net i/f, 51.84 MHz (Filter spec 20 kHz to 400 kHz)	18 kHz to 400 kHz	UI _{pp} = 0.15	0.019 (Note 3)
GR-253-CORE net i/f, 155.52 MHz	500 Hz to 1.3 MHz	UI _{pp} = 1.5	0.058 (Note 3)
GR-253-CORE net i/f, 155.52 MHz	65 kHz to 1.3 MHz	UI _{pp} = 0.15	0.048 (Note 3)
GR-253-CORE cat II elect i/f,	12 kHz to 1.3 MHz	UI _{pp} = 0.1	0.058 (Note 3)
155.52 MHz		UI _{rms} = 0.01	0.006 (Note 3)
GR-253-CORE cat II elect i/f,	12 kHz to 400 kHz	UI _{pp} = 0.1	0.017 (Note 3)
51.84 MHz		UI _{rms} = 0.01	0.003 (Note 3)
GR-253-CORE DS1 i/f, 1.544	10 Hz to 40 kHz	UI _{pp} = 0.1	0.036 (Note 14)
MHz		UI _{rms} = 0.01	0.0055 (Note 14)

Table 24. DC Characteristics: Output Jitter Generation (Test definition AT&T 62411)

Across all operating conditions, unless otherwise stated

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
AT&T 62411 for 1.544 MHz (Filter spec 10 Hz to 8 kHz)	10 Hz to 40 kHz	UI _{rms} = 0.02	0.0055 (Note 14)
AT&T 62411 for 1.544 MHz	10 Hz to 40 kHz	UI _{rms} = 0.025	0.0055 (Note 14)
AT&T 62411 for 1.544 MHz	10 Hz to 40 kHz	UI _{rms} = 0.025	0.0055 (Note 14)
AT&T 62411 for 1.544 MHz	Broadband	UI _{rms} = 0.05	0.0055 (Note 14)

ADVANCED COMMUNICATIONS

FINAL

Table 25. DC Characteristics: Output Jitter Generation (Test definition G.742)

Across all operating conditions, unless otherwise stated

Output jitter generation measured over 60 seconds interval, UI pp max measured using Vectron 6664 12.8 MHz TCXO on ICT Flexacom + 10 MHz reference from Wavetek 905.

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
G.742 for 2.048 MHz	DC to 100 kHz	UI _{pp} = 0.25	0.047 (Note 14)
G.742 for 2.048 MHz (Filter spec 18 kHz to 100 kHz)	20 Hz to 100 kHz	UI _{pp} = 0.05	0.046 (Note 14)
G.742 for 2.048 MHz	20 Hz to 100 kHz	UI _{pp} = 0.05	0.046 (Note 14)

Table 26. DC Characteristics: Output Jitter Generation (Test definition TR-NWT-000499)

Across all operating conditions, unless otherwise stated

Output jitter generation measured over 60 seconds interval, UI pp max measured using Vectron 6664 12.8 MHz TCXO on ICT Flexacom + 10 MHz reference from Wavetek 905.

TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
TR-NWT-000499 & G.824 for 1.544 MHz	10 Hz to 40 kHz	UI _{pp} = 5.0	0.036 (Note 14)
TR-NWT-000499 & G.824 for 1.544 MHz (Filter spec 8 kHz to 40 kHz)	10 Hz to 40 kHz	UI _{pp} = 0.1	0.036 (Note 14)

Table 27. DC Characteristics: Output Jitter Generation (Test definition GR-1244-CORE)

Across all operating conditions, unless otherwise stated


TEST DEFINITION	FILTER USED	UI SPEC	UI MEASUREMENT ON ACS8515 REV 2
GR-1244-CORE for 1.544 MHz	>10 Hz	UI _{pp} = 0.05	0.036 (Note 14)

ADVANCED COMMUNICATIONS

FINAL

Notes for table	s 20 - 227
Note 1.	Filter used is that defined by test definition unless otherwise stated
Note 2.	5 Hz bandwidth, 19.44 MHz input, direct lock
Note 3.	5 Hz bandwidth, 19.44 MHz input, 8 kHz lock
Note 4.	20 Hz bandwidth, 19.44 MHz input, direct lock
Note 5.	20 Hz bandwidth, 19.44 MHz input, 8 kHz lock
Note 6.	10 Hz bandwidth, 19.44 MHz input, direct lock
Note 7.	10 Hz bandwidth, 19.44 MHz input, 8 kHz lock
Note 8.	2.5 Hz bandwidth, 19.44 MHz input, direct lock
Note 9.	2.5 Hz bandwidth, 19.44 MHz input, 8 kHz lock
Note 10.	1.2 Hz bandwidth, 19.44 MHz input, direct lock
Note 11.	1.2 Hz bandwidth, 19.44 MHz input, 8 kHz lock
Note 12.	0.6 Hz bandwidth, 19.44 MHz input, direct lock
Note 13.	0.6 Hz bandwidth, 19.44 MHz input, 8 kHz lock
Note 14.	5 Hz bandwidth, 2.048 MHz input, 8 kHz lock

Figure 13. Input/Output Timing



ADVANCED COMMUNICATIONS

FINAL

Microprocessor Interface Timing


The device has a Serial microprocessor interface. The combined minimum High and Low times for SCLK define the maximum clock rate.


For Write access this is 2.77 MHz (360 ns). For Read access the maximum SCLK rate is slightly slower and is affected by the setting of CLKE, being either 2.0 MHz (500 ns) or 1 MHz (1 us).

This mismatch in rates is caused by the sampling technique used to detect the end of the address field in Read mode. It takes up to 3 cycles of an internal 6.40 MHz clock to start the Read process following receipt of the final address bit. This is 468 ns. The Read data is then decoded and clocked out onto SDO directly using SCLK. With CLKE=1, the falling edge of SCLK is used to clock out the SDO. With CLKE=0, the rising edge of SCLK is used to clock out the SDO.

A minimum period of 500 ns (468 capture plus 32 decode) is required between the final address bit and clocking it out onto SDO. This means that to guarantee the correct operation of the Serial interface, with CLKE=0, SCLK has a maximum clock rate of 2 MHz. With CLKE=1, SCLK has a maximum clock rate of 1 MHz.

SCLK is not required to run between accesses (i.e., when CSB = 1). The following Figures show the timing diagrams for Write and Read access for this mode.





ADVANCED COMMUNICATIONS

FINAL

Table 28. Read Access Timing

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	O ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	160 ns	-	-
t _{d1}	Delay SCLK _{rising edge} (SCLK _{falling edge} for CLKE = 1)to SDO valid	-	-	17 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	=	10 ns
t _{pw1}	SCLK low time CLKE = 0 CLKE = 1	250 ns 500 ns	-	-
t _{pw2}	SCLK high time CLKE = 0 CLKE = 1	250 ns 500 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	170 ns	-	-
t _{h2}	Hold CSB low after SCLK $_{\text{rising edge}}$, for CLKE = 0 Hold CSB low after SCLK $_{\text{falling edge}}$, for CLKE = 1	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	160 ns	-	-

Figure 15. Write Access Timing




Table 29. Write Access Timing


Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	0 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	160 ns	-	-
t _{pw1}	SCLK low time	180 ns	-	-
t _{pw2}	SCLK high time	180 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	170 ns	-	-
t _{h2}	Hold CSB low after SCLK _{rising edge}	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	160 ns	-	-

ADVANCED COMMUNICATIONS

FINAL

Package Information

Figure 16. LQFP Package



ADVANCED COMMUNICATIONS

FINAL


Table 30. 64 Pin LQFP Package Dimension Data (for use with Figure 16)

64 LQFP Package Dimensions in mm	D/E	D1/E1	Α	A1	A2	e	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	c1
Min			1.40	0.05	1.35		11°	11°	0°	0°	0.08	0.08	0.45		0.20	0.17	0.17	0.09	0.09
Nom	12.00	10.00	1.50	0.10	1.40	0.50	12°	12°	-	3.5°	-	1	0.60	1.00 (ref)	1	0.22	0.20	1	1
Max			1.60	0.15	1.45		13°	13°	1	7°	1	0.20	0.75		1	0.27	0.23	0.20	0.16

Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

Figure 17. Typical 64 Pin LQFP Footprint




ADVANCED COMMUNICATIONS

FINAL

Application Information

Figure 18. Simplified Application Schematic



ADVANCED COMMUNICATIONS

FINAL

Appendix A Rev2.1 Changes Described

Summary

This section summarizes the minor changes and improvements made to the ACS8515 from Rev2.0 to Rev2.1. The bulk of these changes are designed to remove the need for software work arounds associated with Phase Build Out.

Two new features have been added, necessitating changes to the control software. These are described in detail below.

Input Edge Alignment for 8k locking mode

An additional bit in the register *cnfg_control1* (Bit 2) has been allocated to select which edge of the input reference to lock to when the device is configured in 8k locking mode.

This bit, when set to one ensures that the rising edge of the output clock phase locks to the rising edge of the input clock, when 8k locking mode is used on the input.

Low Jitter n x E1/DS1 Mode

A second bit of the *cnfg_control1* register has been allocated to controlling what frequency is fed into the APLL. This allows the user to switch from the normal 77.76MHz to twice the dig2 output frequency.

This has the effect of replacing the normal OC/STM outputs with multiples of the E1 or DS1 rate. The E1/DS1 choice is controlled by the SONET/SDH bit in the <code>cnfg_mode</code> register.

Revision History

Table 31. Changes from Revision 1.04 to 1.05 December 2002.

Item	Section	Page	Description
1	Serial Mode	44	Updated Serial mode description
2	8k Edge Polarity	18, 49	Updated Register 03 bit 2 and Summary section



ADVANCED COMMUNICATIONS

FINAL

Ordering Information

PART NUMBER	DESCRIPTION				
ACS8515 Rev2.1	SONET/SDH Line Card Protection, 64 pin LQFP				

Disclaimers

Life support - This product is not designed or intended for use in life suport equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech Corporation for such use.

Right to change - Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards - Operation of this device is subject to the user's implementation, and design practices. The user is responsible to ensure equipment using this device is compliant to any relevant standards.

For additional information, contact the following:

Semtech Corporation Advanced Communications Products

E-Mail: sales@semtech.com acsupport@semtech.com

Internet: http://www.semtech.com

USA: Mailing Address: P.O. Box 6097, Camarillo, CA 93011-6097

Street Address: 200 Flynn Road, Camarillo, CA 93012-8790

Tel: +1 805 498 2111, Fax: +1 805 498 3804

FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, Taiwan, R.O.C.

Tel: +886 2 2748 3380, Fax: +886 2 2748 3390

EUROPE: Units 2 & 3 Park Court, Premier Way, Abbey Park Industrial Estate,

Romsey, Hampshire, SO51 9DN, UK

Tel: +44 1794 527 600, Fax: +44 1794 527 601

