



**FLASH-ROM MODULE 16MByte (4M x 32-Bit) ,72pin-SODIMM,
3.3V**

Part No. HMF4M32B8VS

GENERAL DESCRIPTION

The HMF4M32B8VS is a high-speed flash read only memory (FROM) module containing 4,194,304 words organized in a x32bit configuration. The module consists of eight 2M x 8 FROM mounted on a 72-pin, single-sided, FR4-printed circuit board. Commands are written to the command register using standard microprocessor write timings.

Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other flash or EPROM devices.

Output enable (/OE) and write enable (/WE) can set the memory input and output.

When FROM module is disable condition the module is becoming power standby mode, system designer can get low-power design. All module components may be powered from a single +3.0V DC power supply.

FEATURES

- w Access time : 90, 100 and 120ns
- w High-density 16MByte design
- w High-reliability, low-power design
- w Single + 3V \pm 0.3V power supply
- w Easy memory expansion
- w Hardware reset pin(RESET#)
- w FR4-PCB design
- w Low profile 72-pin SODIMM
- w Minimum 100,000 write/erase cycle
- w Flexible sector architecture
- w Embedded algorithms
- w Erase suspend / Erase resume

OPTIONS

w Timing

90ns access	-90
100ns access	-100
120ns access	-120

w Packages

72-pin SODIMM	B
---------------	---

MARKING


PIN ASSIGNMENT

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	25	DQ22	49	DQ8
2	DQ0	26	DQ7	50	DQ24
3	DQ16	27	DQ23	51	DQ9
4	DQ1	28	A7	52	DQ25
5	DQ17	29	A12	53	DQ10
6	DQ2	30	Vcc	54	DQ26
7	DQ18	31	A8	55	DQ11
8	DQ3	32	A9	56	DQ27
9	DQ19	33	/WE3	57	DQ12
10	Vcc	34	/WE2	58	DQ28
11	A10	35	A13	59	Vcc
12	A0	36	A14	60	DQ29
13	A1	37	A15	61	DQ13
14	A2	38	A16	62	DQ30
15	A3	39	Vss	63	DQ14
16	A4	40	/CE0	64	DQ31
17	A5	41	/CE2	65	DQ15
18	A6	42	/CE3	66	A19
19	A11	43	/CE1	67	VSS(PD1)
20	DQ4	44	/WE0	68	VSS(PD2)
21	DQ20	45	/WE1	69	VSS(PD3)
22	DQ5	46	A17	70	/RESET
23	DQ21	47	/OE	71	A20
24	DQ6	48	A18	72	Vss

72-PIN SODIMM

TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	/OE	/CE	/WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
READ	L	L	H	Q	ACTIVE
WRITE or ERASE	X	L	L	D	ACTIVE

NOTE: X means don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage on Any Pin Relative to V _{SS}	V _{IN,OUT}	-0.5V to +4.0V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.5V to +4.0V
Power Dissipation	P _D	8W
Storage Temperature	T _{STG}	-65°C to +150°C
Operating Temperature	T _A	-40°C to +85°C

W Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP.	MAX
Supply Voltage	V _{CC}	2.7V	3.0V	3.6V
Ground	V _{SS}	0	0	0
Input High Voltage	V _{IH}	0.7xV _{CC}	-	V _{CC} +0.3V
Input Low Voltage	V _{IL}	-0.5	-	0.8V

DC CHARACTERISTICS (CMOS Compatible)

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LI}	Input Leakage Current	V _{IN} =V _{SS} to V _{CC} , V _{CC} =V _{CC} max	-1.0		+1.0	uA
I _{LIT}	A9 , /RESET Input Leakage Current	V _{CC} = V _{CC} max ; A9,/RESET=12.5V			35	uA
I _{LO}	Output Leakage Current	V _{OUT} = V _{SS} to V _{CC} , V _{CC} = V _{CC} max	-1.0		+1.0	uA

I _{CC1}	V _{CC} Active Read Current (Note1)	/CE=V _{IL} , /OE=V _{IL}	5MHZ		16	mA
		All Outputs open	1MHZ		4	
I _{CC2}	V _{CC} Active Write Current (Note 2 and 4)	/CE=V _{IL} , /OE=V _{IH}			30	mA
I _{CC3}	V _{CC} Standby Current	V _{CC} =V _{CC} max ; /CE,Reset=V _{CC} ±0.3V			5	uA
I _{CC4}	V _{CC} Standby Current During Reset	V _{CC} =V _{CC} max ; /Reset=V _{CC} ±0.3V			5	uA
I _{CC5}	Automatic Sleep Mode(Note3)	V _{IH} =V _{CC} ±0.3V; V _{IL} =V _{SS} ±0.3V			5	uA
V _{IL}	Input Low Voltage		-0.5		0.8	V
V _{IH}	Input High Voltage		0.7xV _{CC}		V _{CC} +0.3	V
V _{ID}	Voltage for Autoselect and Temporary Unprotect	V _{CC} =3.3V		11.5	12.5	V
V _{OL}	Output Low Voltage	I _{OL} =4.0mA, V _{CC} =V _{CC} min			0.4	V
V _{OH1}	Output High Voltage	I _{OH} =-2.0mA, V _{CC} =V _{CC} min		0.85xV _{CC}		V
V _{OH2}		I _{OH} =-100uA, V _{CC} = V _{CC} min		V _{CC} -0.4		V
V _{LKO}	Low V _{CC} Lock-Out Voltage		1.5			V

Notes :

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component(at 5 MHz). The read current is typically 9mA (@V_{CC}=3.0V, /OE at V_{IH})
- I_{CC} active while Embedded Erase or Embedded Program is progress.
- Automatic sleep mode enables the low power mode when addressses remain stable for t_{ACC}+30ns. Typical sleep mode current is 200nA.
- Not 100% tested.

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER		TYP	MAX	UNIT	COMMENTS
Block Erase Time		0.7	15	sec	Excludes 00h programming prior to erasure
Chip Erase Time		27		sec	
Byte Programming Time		9	270	us	Excludes system level overhead
Word Programming Time		11	330	us	
Chip Programming Time	Byte Mode	18	54	sec	
	Word Mode	12	36	sec	

Notes :

- 25°C, V_{CC}=3.0V, 100,000 cycles, typical pattern.
- System-level overhead is defined as the time required to execute the four-bus-cycle command necessary to program each byte. In the preprogramming step of the internal Erase Routine, all bytes are programmed to 00H before erasure.

CAPACITANCE


PARAMETER SYMBOL	PARAMETER DESCRIPTION	TEST SETUP	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V		10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0V		10	pF

Notes :

1. Sampled, not 100% tested
2. Test conditions T_A = 25° C, f=1.0 MHz, VCC=3.3V.

TEST SPECIFICATIONS

TEST CONDITION	VALUE	UNIT
Output load	1TTL gate and C _L =100pF	
Input rise and full times	5	ns
Input pulse levels	0.0 - 3.0	V
Input timing measurement reference levels	1.5	V
Output timing measurement reference levels	1.5	V



Note : C_L = 100pF including jig capacitance

AC CHARACTERISTICS

└ Erase / Program Operations

PARAMETER SYMBOLS		DESCRIPTION	C _L =100pF						UNIT
JEDEC	STANDARD		-90		-100		-120		
			Min	Max	Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	90		100		120		ns
t _{AVWL}	t _{AS}	Address Setup Time	0		0		0		ns
t _{WLAX}	t _{AH}	Address Hold Time	45		45		50		ns
t _{DVWH}	t _{DS}	Data Setup Time	45		45		50		ns
t _{WHDX}	t _{DH}	Data Hold Time	0		0		0		ns
	t _{OES}	Output Enable Setup Time	0		0		0		ns
t _{GHWL}	t _{GHWL}	Read Recover Time Before Write	0		0		0		ns
t _{ELWL}	t _{CS}	/CE Setup Time	0		0		0		ns
t _{WHEH}	t _{CH}	/CE Hold Time	0		0		0		ns
t _{WLWH}	t _{WP}	Write Pulse Width	45		45		50		ns
t _{WHWL}	t _{WPH}	Write Pulse Width High	30		30		30		ns
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation	9		9		9		μs
t _{WHWH2}	t _{BERS}	Block Erase Operation	0.7		0.7		0.7		sec
	t _{VCS}	Vcc Setup Time	50		50		50		μs
	t _{RB}	Recovery time from RY/BY	0		0		0		ns
	t _{BUSY}	Program/Erase Valid to RY/BY Delay	90		90		90		ns

Note:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more Information

└ Alternate /CE Controlled Erase/ Program Operations


PARAMETER SYMBOLS		DESCRIPTION	C _L =100pF						UNIT
JEDEC	STANDARD		-90		-100		-120		
			Min	Max	Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	90		100		120		ns
t _{AVEL}	t _{AS}	Address Setup Time	0		0		0		ns
t _{ELAX}	t _{AH}	Address Hold Time	45		45		50		ns
t _{DVEH}	t _{DS}	Data Setup Time	45		45		50		ns
t _{EHDX}	t _{DH}	Data Hold Time	0		0		0		ns
	t _{OES}	Output Enable Setup Time	0		0		0		ns
t _{GHEL}	t _{GHEL}	Read Recover Time Before Write	0		0		0		ns
t _{WLEL}	t _{WS}	/OE High to /WE Low	0		0		0		ns
t _{EHWH}	t _{WH}	/WE Hold Time	0		0		0		ns

t_{ELEH}	t_{CP}	/CE Pulse Width	45		45		50		ns
t_{EHEL}	t_{CPH}	/CE Pulse Width High	30		30		30		ns
	t_{BUSY}	Program/Erase Valid RY//BY Delay	90		90		90		ns
	t_{RB}	Recovery Time from RY//BY	0		0		0		ns


Note:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.

⌋ READ OPERATIONS TIMING




⌋ RESET TIMING




Reset Timings NOT during Embedded Algorithms


Reset Timings during Embedded Algorithms




⌋ PROGRAM OPERATIONS TIMING




U CHIP/SECTOR ERASE OPERATION TIMINGS




U DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)




⌋ **TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)**




⌋ **SECTOR PROTECT UNPROTECT TIMING DIAGRAM**



U ALTERNATE CE# CONTROLLED WRITE OPERATING TIMINGS



PACKAGE DIMENSIONS



ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF4M32B8VS-90	16MByte	x 32	72 Pin-SODIMM	8EA	3.3V	90ns
HMF4M32B8VS-100	16MByte	x 32	72 Pin-SODIMM	8EA	3.3V	100ns
HMF4M32B8VS-120	16MByte	x 32	72 Pin-SODIMM	8EA	3.3V	120ns