



DATA SHEET

MOS INTEGRATED CIRCUIT **μ PD16633B**

312 OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALES)

The μ PD16633B is a source driver for TFT-LCDs capable of dealing with 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as 9.8 V_{P-P}, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 45 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels.

FEATURES


- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Output dynamic range 9.8 V_{P-P} min. (@V_{DD2} = 10.0 V)
- CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- High-speed data transfer: f_{max.} = 45 MHz (internal data transfer speed when operating at 3.0 V)
- 312 outputs
- Apply for only dot inversion
- Display data inversion function (POL2 terminal.)
- Single bank arrangement is possible (loaded with slim TCP)

ORDERING INFORMATION


Part Number	Package
μ PD16633BN-xxx	TCP (TAB package)


The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

1. BLOCK DIAGRAM



2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μ PD16633BN-xxx) (Copper Plated surface)

Caution This figure does not specify the TCP package.

4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S ₁ to S ₃₁₂	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₀ to D ₀₅	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). D _{x0} : LSB, D _{x5} : MSB
D ₁₀ to D ₁₅		
D ₂₀ to D ₂₅		
D ₃₀ to D ₃₅		
D ₄₀ to D ₄₅		
D ₅₀ to D ₅₅		
R/L	Shift direction control input	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R/L = H: STHR input, S ₁ → S ₃₁₂ , STHL output R/L = L: STHL input, S ₃₁₂ → S ₁ , STHR output
STHR	Right shift start pulse input/output	R/L = H: Becomes the start pulse input pin. R/L = L: Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	R/L = H: Becomes the start pulse output pin. R/L = L: Becomes the start pulse input pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 52nd clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. The initial-level driver's 52nd clock becomes valid as the next-level driver's start pulse is input. If 54th clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L; The S _{2n-1} output uses V ₀ to V ₄ as the reference supply; The S _{2n} output uses V ₅ to V ₉ as the reference supply. POL = H; The S _{2n-1} output uses V ₅ to V ₉ as the reference supply; The S _{2n} output uses V ₀ to V ₄ as the reference supply.
POL2	Data inversion	POL2 = H: Display data is inverted. POL2 = L: Display data is not inverted.
V ₀ to V ₉	γ -corrected power supplies	Input the γ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. V _{DD2} > V ₀ > V ₁ > V ₂ > V ₃ > V ₄ > V ₅ > V ₆ > V ₇ > V ₈ > V ₉ > V _{SS2}
TEST	Test pin	TEST = H or Open: Standard mode TEST = L: Test mode Please input "H" level.
V _{DD1}	Logic power supply	3.3 V ± 0.3 V
V _{DD2}	Driver power supply	10.0 V to 13.5 V
V _{SS1}	Logic ground	Grounding
V _{SS2}	Driver ground	Grounding

Cautions 1. The power start sequence must be V_{DD1} , logic input, and V_{DD2} & V_0 to V_9 in that order. Reverse this sequence to shut down. (Simultaneous power application to V_{DD2} and V_0 to V_9 is possible.)

2. To stabilize the supply voltage, please be sure to insert a 0.47 μ F bypass capacitor between $V_{DD1}-V_{SS1}$ and $V_{DD2}-V_{SS2}$. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also advised between the γ -corrected power supply terminals ($V_0, V_1, V_2, \dots, V_9$) and V_{SS2} .

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors r_0 to r_{62} are so designed that the ratios between the LCD panel's γ -corrected voltages and V_0 to V_{63} and V_0^+ to V_{63}^+ are roughly equal; and their respective resistance values are as shown on page 9. Among the 5-by-2 γ -corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five γ -corrected voltages of V_0 to V_4 and V_5 to V_9 .

Figure 1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$.

Figures 2-1 and 2-2 show the relationship between the input data and the output data. Table 1 shows the resistance values of the resistor strings.

This driver IC is designed for single-sided mounting. Therefore, please do not use it for γ -corrected power supply level inversion in double-sided mounting. Because the current flowing through ladder resistors r_0 to r_{62} is small, its use for double-sided mounting impairs the IC's stable operation when the level of the γ -corrected power supply terminal is inverted thus causing display failures.

Figure 1. Relationship Between Input Data and Output Voltage




Figure 2-1. Relationship Between Input Data and Output Voltage: $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5$

V_0 → V_0'
 r_0 → V_1'
 r_1 → V_2'
 r_2 → V_3'
 r_3 → V_4'
 r_4 → V_5'
 r_5 → V_6'
 r_6 → V_7'
 V_1 → V_8'
 r_7 → V_9'
 r_8 → V_{31}'
 r_9 → V_{32}'
 V_2 → V_{33}'
 r_{30} → V_{31}'
 r_{31} → V_{32}'
 r_{32} → V_{33}'
 r_{33} → V_{55}'
 V_3 → V_{56}'
 r_{55} → V_{56}'
 r_{56} → V_{57}'
 r_{57} → V_{58}'
 r_{58} → V_{59}'
 r_{59} → V_{60}'
 r_{60} → V_{61}'
 r_{61} → V_{62}'
 r_{62} → V_{63}'
 r_{4-5} → $9\text{ k}\Omega$
 V_5 → V_{63}''

Data	D_{X5}	D_{X4}	D_{X3}	D_{X2}	D_{X1}	D_{X0}	Output Voltage	
00H	0	0	0	0	0	0	V_0'	V_0
01H	0	0	0	0	0	1	V_1'	$V_1 + (V_0 - V_1) \times 4500/5300$
02H	0	0	0	0	1	0	V_2'	$V_1 + (V_0 - V_1) \times 3700/5300$
03H	0	0	0	0	1	1	V_3'	$V_1 + (V_0 - V_1) \times 2900/5300$
04H	0	0	0	1	0	0	V_4'	$V_1 + (V_0 - V_1) \times 2200/5300$
05H	0	0	0	1	0	1	V_5'	$V_1 + (V_0 - V_1) \times 1500/5300$
06H	0	0	0	1	1	0	V_6'	$V_1 + (V_0 - V_1) \times 900/5300$
07H	0	0	0	1	1	1	V_7'	$V_1 + (V_0 - V_1) \times 400/5300$
08H	0	0	1	0	0	0	V_8'	V_1
09H	0	0	1	0	0	1	V_9'	$V_2 + (V_1 - V_2) \times 3600/4000$
0AH	0	0	1	0	1	0	V_{10}'	$V_2 + (V_1 - V_2) \times 3300/4000$
0BH	0	0	1	0	1	1	V_{11}'	$V_2 + (V_1 - V_2) \times 3000/4000$
0CH	0	0	1	1	0	0	V_{12}'	$V_2 + (V_1 - V_2) \times 2700/4000$
0DH	0	0	1	1	0	1	V_{13}'	$V_2 + (V_1 - V_2) \times 2400/4000$
0EH	0	0	1	1	1	0	V_{14}'	$V_2 + (V_1 - V_2) \times 2200/4000$
0FH	0	0	1	1	1	1	V_{15}'	$V_2 + (V_1 - V_2) \times 2000/4000$
10H	0	1	0	0	0	0	V_{16}'	$V_2 + (V_1 - V_2) \times 1800/4000$
11H	0	1	0	0	0	1	V_{17}'	$V_2 + (V_1 - V_2) \times 1600/4000$
12H	0	1	0	0	1	0	V_{18}'	$V_2 + (V_1 - V_2) \times 1400/4000$
13H	0	1	0	0	1	1	V_{19}'	$V_2 + (V_1 - V_2) \times 1300/4000$
14H	0	1	0	1	0	0	V_{20}'	$V_2 + (V_1 - V_2) \times 1200/4000$
15H	0	1	0	1	0	1	V_{21}'	$V_2 + (V_1 - V_2) \times 1100/4000$
16H	0	1	0	1	1	0	V_{22}'	$V_2 + (V_1 - V_2) \times 1000/4000$
17H	0	1	0	1	1	1	V_{23}'	$V_2 + (V_1 - V_2) \times 900/4000$
18H	0	1	1	0	0	0	V_{24}'	$V_2 + (V_1 - V_2) \times 800/4000$
19H	0	1	1	0	0	1	V_{25}'	$V_2 + (V_1 - V_2) \times 700/4000$
1AH	0	1	1	0	1	0	V_{26}'	$V_2 + (V_1 - V_2) \times 600/4000$
1BH	0	1	1	0	1	1	V_{27}'	$V_2 + (V_1 - V_2) \times 500/4000$
1CH	0	1	1	1	0	0	V_{28}'	$V_2 + (V_1 - V_2) \times 400/4000$
1DH	0	1	1	1	0	1	V_{29}'	$V_2 + (V_1 - V_2) \times 300/4000$
1EH	0	1	1	1	1	0	V_{30}'	$V_2 + (V_1 - V_2) \times 200/4000$
1FH	0	1	1	1	1	1	V_{31}'	$V_2 + (V_1 - V_2) \times 100/4000$
20H	1	0	0	0	0	0	V_{32}'	V_2
21H	1	0	0	0	0	1	V_{33}'	$V_3 + (V_2 - V_3) \times 2600/2700$
22H	1	0	0	0	1	0	V_{34}'	$V_3 + (V_2 - V_3) \times 2500/2700$
23H	1	0	0	0	1	1	V_{35}'	$V_3 + (V_2 - V_3) \times 2400/2700$
24H	1	0	0	1	0	0	V_{36}'	$V_3 + (V_2 - V_3) \times 2300/2700$
25H	1	0	0	1	0	1	V_{37}'	$V_3 + (V_2 - V_3) \times 2200/2700$
26H	1	0	0	1	1	0	V_{38}'	$V_3 + (V_2 - V_3) \times 2100/2700$
27H	1	0	0	1	1	1	V_{39}'	$V_3 + (V_2 - V_3) \times 2000/2700$
28H	1	0	1	0	0	0	V_{40}'	$V_3 + (V_2 - V_3) \times 1900/2700$
29H	1	0	1	0	0	1	V_{41}'	$V_3 + (V_2 - V_3) \times 1800/2700$
2AH	1	0	1	0	1	0	V_{42}'	$V_3 + (V_2 - V_3) \times 1700/2700$
2BH	1	0	1	0	1	1	V_{43}'	$V_3 + (V_2 - V_3) \times 1600/2700$
2CH	1	0	1	1	0	0	V_{44}'	$V_3 + (V_2 - V_3) \times 1500/2700$
2DH	1	0	1	1	0	1	V_{45}'	$V_3 + (V_2 - V_3) \times 1400/2700$
2EH	1	0	1	1	1	0	V_{46}'	$V_3 + (V_2 - V_3) \times 1300/2700$
2FH	1	0	1	1	1	1	V_{47}'	$V_3 + (V_2 - V_3) \times 1200/2700$
30H	1	1	0	0	0	0	V_{48}'	$V_3 + (V_2 - V_3) \times 1100/2700$
31H	1	1	0	0	0	1	V_{49}'	$V_3 + (V_2 - V_3) \times 1000/2700$
32H	1	1	0	0	1	0	V_{50}'	$V_3 + (V_2 - V_3) \times 900/2700$
33H	1	1	0	0	1	1	V_{51}'	$V_3 + (V_2 - V_3) \times 800/2700$
34H	1	1	0	1	0	0	V_{52}'	$V_3 + (V_2 - V_3) \times 700/2700$
35H	1	1	0	1	0	1	V_{53}'	$V_3 + (V_2 - V_3) \times 600/2700$
36H	1	1	0	1	1	0	V_{54}'	$V_3 + (V_2 - V_3) \times 400/2700$
37H	1	1	0	1	1	1	V_{55}'	$V_3 + (V_2 - V_3) \times 200/2700$
38H	1	1	1	0	0	0	V_{56}'	V_3
39H	1	1	1	0	0	1	V_{57}'	$V_4 + (V_3 - V_4) \times 2300/2500$
3AH	1	1	1	0	1	0	V_{58}'	$V_4 + (V_3 - V_4) \times 2100/2500$
3BH	1	1	1	0	1	1	V_{59}'	$V_4 + (V_3 - V_4) \times 1800/2500$
3CH	1	1	1	1	0	0	V_{60}'	$V_4 + (V_3 - V_4) \times 1500/2500$
3DH	1	1	1	1	0	1	V_{61}'	$V_4 + (V_3 - V_4) \times 1200/2500$
3EH	1	1	1	1	1	0	V_{62}'	$V_4 + (V_3 - V_4) \times 800/2500$
3FH	1	1	1	1	1	1	V_{63}'	V_4

Caution Between V_4 and V_5 terminal is connected by using the resistor ($9\text{ k}\Omega$) in the chip.

Figure 2-2. Relationship Between Input Data and Output Voltage: $V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$

Data	D _{X5}	D _{X4}	D _{X3}	D _{X2}	D _{X1}	D _{X0}	Output Voltage	
00 _H	0	0	0	0	0	0	V_9''	V_9
01 _H	0	0	0	0	0	1	V_1''	$V_9 + (V_8 - V_9) \times 800/5300$
02 _H	0	0	0	0	1	0	V_2''	$V_9 + (V_8 - V_9) \times 1600/5300$
03 _H	0	0	0	0	1	1	V_3''	$V_9 + (V_8 - V_9) \times 2400/5300$
04 _H	0	0	0	1	0	0	V_4''	$V_9 + (V_8 - V_9) \times 3100/5300$
05 _H	0	0	0	1	0	1	V_5''	$V_9 + (V_8 - V_9) \times 3800/5300$
06 _H	0	0	0	1	1	0	V_6''	$V_9 + (V_8 - V_9) \times 4400/5300$
07 _H	0	0	0	1	1	1	V_7''	$V_9 + (V_8 - V_9) \times 4900/5300$
08 _H	0	0	1	0	0	0	V_8''	V_8
09 _H	0	0	1	0	0	1	V_9''	$V_8 + (V_7 - V_8) \times 400/4000$
0A _H	0	0	1	0	1	0	V_{10}''	$V_8 + (V_7 - V_8) \times 700/4000$
0B _H	0	0	1	0	1	1	V_{11}''	$V_8 + (V_7 - V_8) \times 1000/4000$
0C _H	0	0	1	1	0	0	V_{12}''	$V_8 + (V_7 - V_8) \times 1300/4000$
0D _H	0	0	1	1	0	1	V_{13}''	$V_8 + (V_7 - V_8) \times 1600/4000$
0E _H	0	0	1	1	1	0	V_{14}''	$V_8 + (V_7 - V_8) \times 1800/4000$
0F _H	0	0	1	1	1	1	V_{15}''	$V_8 + (V_7 - V_8) \times 2000/4000$
10 _H	0	1	0	0	0	0	V_{16}''	$V_8 + (V_7 - V_8) \times 2200/4000$
11 _H	0	1	0	0	0	1	V_{17}''	$V_8 + (V_7 - V_8) \times 2400/4000$
12 _H	0	1	0	0	1	0	V_{18}''	$V_8 + (V_7 - V_8) \times 2600/4000$
13 _H	0	1	0	0	1	1	V_{19}''	$V_8 + (V_7 - V_8) \times 2700/4000$
14 _H	0	1	0	1	0	0	V_{20}''	$V_8 + (V_7 - V_8) \times 2800/4000$
15 _H	0	1	0	1	0	1	V_{21}''	$V_8 + (V_7 - V_8) \times 2900/4000$
16 _H	0	1	0	1	1	0	V_{22}''	$V_8 + (V_7 - V_8) \times 3000/4000$
17 _H	0	1	0	1	1	1	V_{23}''	$V_8 + (V_7 - V_8) \times 3100/4000$
18 _H	0	1	1	0	0	0	V_{24}''	$V_8 + (V_7 - V_8) \times 3200/4000$
19 _H	0	1	1	0	0	1	V_{25}''	$V_8 + (V_7 - V_8) \times 3300/4000$
1A _H	0	1	1	0	1	0	V_{26}''	$V_8 + (V_7 - V_8) \times 3400/4000$
1B _H	0	1	1	0	1	1	V_{27}''	$V_8 + (V_7 - V_8) \times 3500/4000$
1C _H	0	1	1	1	0	0	V_{28}''	$V_8 + (V_7 - V_8) \times 3600/4000$
1D _H	0	1	1	1	0	1	V_{29}''	$V_8 + (V_7 - V_8) \times 3700/4000$
1E _H	0	1	1	1	1	0	V_{30}''	$V_8 + (V_7 - V_8) \times 3800/4000$
1F _H	0	1	1	1	1	1	V_{31}''	$V_8 + (V_7 - V_8) \times 3900/4000$
20 _H	1	0	0	0	0	0	V_{32}''	V_7
21 _H	1	0	0	0	0	1	V_{33}''	$V_7 + (V_6 - V_7) \times 100/2700$
22 _H	1	0	0	0	1	0	V_{34}''	$V_7 + (V_6 - V_7) \times 200/2700$
23 _H	1	0	0	0	1	1	V_{35}''	$V_7 + (V_6 - V_7) \times 300/2700$
24 _H	1	0	0	1	0	0	V_{36}''	$V_7 + (V_6 - V_7) \times 400/2700$
25 _H	1	0	0	1	0	1	V_{37}''	$V_7 + (V_6 - V_7) \times 500/2700$
26 _H	1	0	0	1	1	0	V_{38}''	$V_7 + (V_6 - V_7) \times 600/2700$
27 _H	1	0	0	1	1	1	V_{39}''	$V_7 + (V_6 - V_7) \times 700/2700$
28 _H	1	0	1	0	0	0	V_{40}''	$V_7 + (V_6 - V_7) \times 800/2700$
29 _H	1	0	1	0	0	1	V_{41}''	$V_7 + (V_6 - V_7) \times 900/2700$
2A _H	1	0	1	0	1	0	V_{42}''	$V_7 + (V_6 - V_7) \times 1000/2700$
2B _H	1	0	1	0	1	1	V_{43}''	$V_7 + (V_6 - V_7) \times 1100/2700$
2C _H	1	0	1	1	0	0	V_{44}''	$V_7 + (V_6 - V_7) \times 1200/2700$
2D _H	1	0	1	1	0	1	V_{45}''	$V_7 + (V_6 - V_7) \times 1300/2700$
2E _H	1	0	1	1	1	0	V_{46}''	$V_7 + (V_6 - V_7) \times 1400/2700$
2F _H	1	0	1	1	1	1	V_{47}''	$V_7 + (V_6 - V_7) \times 1500/2700$
30 _H	1	1	0	0	0	0	V_{48}''	$V_7 + (V_6 - V_7) \times 1600/2700$
31 _H	1	1	0	0	0	1	V_{49}''	$V_7 + (V_6 - V_7) \times 1700/2700$
32 _H	1	1	0	0	1	0	V_{50}''	$V_7 + (V_6 - V_7) \times 1800/2700$
33 _H	1	1	0	0	1	1	V_{51}''	$V_7 + (V_6 - V_7) \times 1900/2700$
34 _H	1	1	0	1	0	0	V_{52}''	$V_7 + (V_6 - V_7) \times 2000/2700$
35 _H	1	1	0	1	0	1	V_{53}''	$V_7 + (V_6 - V_7) \times 2100/2700$
36 _H	1	1	0	1	1	0	V_{54}''	$V_7 + (V_6 - V_7) \times 2300/2700$
37 _H	1	1	0	1	1	1	V_{55}''	$V_7 + (V_6 - V_7) \times 2500/2700$
38 _H	1	1	1	0	0	0	V_{56}''	V_6
39 _H	1	1	1	0	0	1	V_{57}''	$V_6 + (V_5 - V_6) \times 200/2500$
3A _H	1	1	1	0	1	0	V_{58}''	$V_6 + (V_5 - V_6) \times 400/2500$
3B _H	1	1	1	0	1	1	V_{59}''	$V_6 + (V_5 - V_6) \times 700/2500$
3C _H	1	1	1	1	0	0	V_{60}''	$V_6 + (V_5 - V_6) \times 1000/2500$
3D _H	1	1	1	1	0	1	V_{61}''	$V_6 + (V_5 - V_6) \times 1300/2500$
3E _H	1	1	1	1	1	0	V_{62}''	$V_6 + (V_5 - V_6) \times 1700/2500$
3F _H	1	1	1	1	1	1	V_{63}''	V_5

Caution Between V_4 and V_5 terminal is connected by using the resistor ($9\text{ k}\Omega$) in the chip.

Ladder Resistance Value (r_0 to r_{62}): Reference Value**Table 1. Resistance values of the resistor strings**

Resistor Name	Resistance Value (Ω)	Resistor Name	Resistance Value (Ω)
r_0	800	r_{32}	100
r_1	800	r_{33}	100
r_2	800	r_{34}	100
r_3	700	r_{35}	100
r_4	700	r_{36}	100
r_5	600	r_{37}	100
r_6	500	r_{38}	100
r_7	400	r_{39}	100
r_8	400	r_{40}	100
r_9	300	r_{41}	100
r_{10}	300	r_{42}	100
r_{11}	300	r_{43}	100
r_{12}	300	r_{44}	100
r_{13}	200	r_{45}	100
r_{14}	200	r_{46}	100
r_{15}	200	r_{47}	100
r_{16}	200	r_{48}	100
r_{17}	200	r_{49}	100
r_{18}	100	r_{50}	100
r_{19}	100	r_{51}	100
r_{20}	100	r_{52}	100
r_{21}	100	r_{53}	200
r_{22}	100	r_{54}	200
r_{23}	100	r_{55}	200
r_{24}	100	r_{56}	200
r_{25}	100	r_{57}	200
r_{26}	100	r_{58}	300
r_{27}	100	r_{59}	300
r_{28}	100	r_{60}	300
r_{29}	100	r_{61}	400
r_{30}	100	r_{62}	800
r_{31}	100	Total	14500

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits \times 2 RGBs (6 dots)

Input width : 36 bits (2-pixel data)

$R/\bar{L} = H$ (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₁₁	S ₃₁₂
Data	D ₀₀ -D ₀₅	D ₁₀ -D ₁₅	D ₂₀ -D ₂₅	D ₃₀ -D ₃₅	...	D ₄₀ -D ₄₅	D ₅₀ -D ₅₅


$R/\bar{L} = L$ (Left shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₁₁	S ₃₁₂
Data	D ₀₀ -D ₀₅	D ₁₀ -D ₁₅	D ₂₀ -D ₂₅	D ₃₀ -D ₃₅	...	D ₄₀ -D ₄₅	D ₅₀ -D ₅₅

S_{2n-1} (Odd output), S_{2n} (Even output) n = 1, 2, ..., 156

POL	S _{2n-1}	S _{2n}
L	V ₀ to V ₄	V ₅ to V ₉
H	V ₅ to V ₉	V ₀ to V ₄

7. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM




8. CAUTIONS ABOUT FRAME INVERSION

In the case of dot inversion, n frame last line and (n+1) frame first line is the same polarity.

When write the same polarity twice, there are two cases as follows.

- (1) last line output in n frame > first line output in (n+1) frame → Possible to write
- (2) last line output in n frame < first line output in (n+1) frame → Not possible to write

μ PD16633B has charge buffer and discharge buffer, so need to inversion polarity and write in the case of both ways.



9. ELECTRIC SPECIFICATION

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V_{DD1}	-0.5 to +6.5	V
Driver Part Supply Voltage	V_{DD2}	-0.5 to +15.0	V
Logic Part Input Voltage	V_{I1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Input Voltage	V_{I2}	-0.5 to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	V_{O1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Output Voltage	V_{O2}	-0.5 to $V_{DD2} + 0.5$	V
Operating Temperature Range	T_A	-10 to +75	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55 to +125	$^\circ\text{C}$

Recommended Operating Condition ($T_A = -10$ to $+75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V_{DD1}	3.0	3.3	3.6	V
Driver Part Supply Voltage	V_{DD2}	10.0	10.5	13.5	V
High-Level Input Voltage	V_{IH}	$0.7V_{DD1}$		V_{DD1}	V
Low-Level Input Voltage	V_{IL}	V_{SS1}		$0.3V_{DD1}$	V
γ -Corrected Voltage	V_0 to V_9	$V_{SS2} + 0.05$		$V_{DD2} - 0.05$	V
Driver Part Output Voltage	V_O	$V_{SS2} + 0.1$		$V_{DD2} - 0.1$	V
Maximum Clock Frequency	$f_{max.}$	45			MHz

Electrical Specifications ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{DD2} = 10.5 \text{ V} \pm 0.5 \text{ V}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input Leak Current	I_{IL}				± 1.0	μA	
High-Level Output Voltage	V_{OH}	STHR (STHL), $I_{OH} = 0 \text{ mA}$	$V_{DD1} - 0.1$			V	
Low-Level Output Voltage	V_{OL}	STHR (STHL), $I_{OL} = 0 \text{ mA}$			0.1	V	
γ -Corrected Supply Current	I_γ	$V_0 - V_9 = 10 \text{ V}$	V_0, V_9		0.3	0.5	mA
Driver Output Current	V_{VOH}	$V_x = 9 \text{ V}$, $V_{OUT} = 3 \text{ V}^{\text{Note}}$			-0.6	-0.3	mA
	V_{VOL}	$V_x = 3 \text{ V}$, $V_{OUT} = 9 \text{ V}^{\text{Note}}$	0.3	0.6			mA

Note V_x refers to the output voltage of analog output pins S_1 to S_{312} .

V_{OUT} refers to the voltage applied to analog output pins S_1 to S_{312} .

Electrical Specifications ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{DD2} = 10.5 \text{ V} \pm 0.5 \text{ V}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output Voltage Deviation ^{Note 1}	ΔV_o	Input data		± 5	± 20	mV
Average Output Voltage Variation ^{Note 2}	ΔV_{AV}	Input data		± 10		mV
Output Voltage Range	V_o	Input data	0.1		$V_{DD2} - 0.1$	V
Logic Part Dynamic Current Consumption	I_{DD1}	V_{DD1} , No loads		1.6	10.0	mA
Driver Part Dynamic Current Consumption 1 ^{Notes 3, 4}	I_{DD21}	$V_{DD2} = 10.5 \text{ V} \pm 0.5 \text{ V}$, No loads		4.4	8.0	mA
Driver Part Dynamic Current Consumption 1 ^{Notes 3, 4}	I_{DD22}	$V_{DD2} = 13.5 \text{ V} \pm 0.5 \text{ V}$, No loads		6.4	10.0	mA

- Notes**
1. The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).
 2. The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.
 3. The STB cycle is defined to be $20 \mu\text{s}$ at $f_{CLK} = 40 \text{ MHz}$. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
 4. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (10 units).


Switching Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{DD2} = 10.5 \text{ V} \pm 0.5 \text{ V}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	$C_L = 25 \text{ pF}$		10	15	ns
Driver Output Delay Time 1	t_{PLH2}	$C_L = 50 \text{ pF}$, $R_L = 50 \text{ k}\Omega$		6.6	11	μs
Driver Output Delay Time 2	t_{PLH3}	$C_L = 50 \text{ pF}$, $R_L = 50 \text{ k}\Omega$		10	17	μs
Driver Output Delay Time 3	t_{PHL2}	$C_L = 50 \text{ pF}$, $R_L = 50 \text{ k}\Omega$		6.4	11	μs
Driver Output Delay Time 4	t_{PHL3}	$C_L = 50 \text{ pF}$, $R_L = 50 \text{ k}\Omega$		9.1	17	μs
Input Capacitance 1	C_{I1}	STHR (STHL) excluded, $T_A = 25^\circ\text{C}$		6.4	15	pF
Input Capacitance 2	C_{I2}	STHR (STHL), $T_A = 25^\circ\text{C}$		6.3	15	pF

Timing Requirement ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$, $t_r = t_f = 8.0 \text{ ns}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW _{CLK}		22			ns
Clock Pulse Low Period	PW _{CLK(H)}		6			ns
Clock Pulse High Period	PW _{CLK(L)}		6			ns
Data Setup Time	t _{SETUP1}		6			ns
Data Hold Time	t _{HOLD1}		6			ns
Start Pulse Setup Time	t _{SETUP2}		6			ns
Start Pulse Hold Time	t _{HOLD2}		6			ns
POL2 Setup Time	t _{SETUP3}		6			ns
POL2 Hold Time	t _{HOLD3}		6			ns
Start Pulse Low Period	t _{SPL}		5			ns
STB Pulse Width	PW _{STB}		0.5			μs
Data Invalid Period	t _{INV}		1			CLK
Last Data Timing	t _{LDT}		2			CLK
CLK-STB Time	t _{CLK-STB}	CLK $\uparrow \rightarrow$ STB \downarrow	5			ns
STB-CLK Time	t _{STB-CLK}	STB $\downarrow \rightarrow$ CLK \downarrow	5			ns
Time Between STB and Start Pulse	t _{STB-SPH}	STB $\downarrow \rightarrow$ STHR (L) \uparrow	50			ns
POL-STB Time	t _{POL-STB}	POL \uparrow or $\downarrow \rightarrow$ STB \uparrow	-5			ns
STB-POL Time	t _{STB-POL}	STB $\downarrow \rightarrow$ POL \downarrow or \uparrow	5			ns

10. SWITCHING CHARACTERISTICS WAVEFORM ($R/L = H$)
Unless otherwise specified, the input level is defined to be $V_{ILH} = 0.5V_{DD1}$



11. RECOMMENDED MOUNTING CONDITIONS

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 sec; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm ² ; time 3 to 5 sec. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm ² , time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

Reference

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades to NEC's Semiconductor Devices (C11531E)

[MEMO]

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.