

AKM6207H Series

262144-Word × 1-Bit High Speed CMOS Static RAM


The AKM6207H is a high speed 256k static RAM organized as 256-kword x 1-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required.

The AKM6207H, packaged in a 300-mil 24-pin plastic SOJ and DIP are available for high density mounting. Low power version retains the data with battery back up.

Features

- Single 5 V supply and high density 24-pin package
- High speed
Access time: 25/35 ns (max)
- Low power
Operation: 300 mW (typ)
Standby: 100 μ W (typ)
30 μ W (typ) (L-version)
- Completely static memory required
No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible
All inputs and outputs
- Capability of battery back up operation (L-version)

PIN CONFIGURATION




Ordering Information

Type No.	Access Time	Package
AKM6207HP-25	25 ns	300-mil
AKM6207HP-35	35 ns	24-pin
AKM6207HLP-25	25 ns	plastic DIP (DP-24NC)
AKM6207HLP-35	35 ns	
AKM6207HJP-25	25 ns	300-mil
AKM6207HJP-35	35 ns	24-pin
AKM6207HLJP-25	25 ns	plastic SOJ (CP-24D)
AKM6207HLJP-35	35 ns	

Pin Description

Pin Name	Function
A0 – A17	Address
Din	Data input
Dout	Data output
\overline{CS}	Chip select
\overline{WE}	Write enable
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
H	×	Not selected	Isb, Isb1	High-Z	—
L	H	Read	Icc	Dout	Read cycle
L	L	Write	Icc	High-Z	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5*1 to +7.0	V
Power dissipation	Pr	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input high (logic 1) voltage	V_{IH}	2.2	—	6.0	V
Input low (logic 0) voltage	V_{IL}	-0.5^{*1}	—	0.8	V

Note: *1. V_{IL} min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Item	Symbol	Min	Typ ^{*1}	Max	Unit	Test Conditions	Note
Input leakage current	I_{LIL}	—	—	2.0	μA	$V_{CC} = \text{Max}$ $V_{in} = V_{SS}$ to V_{CC}	
Output leakage current	I_{LOL}	—	—	10.0	μA	$\overline{CS} = V_{IH}$ $V_{IO} = V_{SS}$ to V_{CC}	
Operating power supply current	I_{CC}	—	60	120	mA	$\overline{CS} = V_{IL}$, $I_{IO} = 0\text{ mA}$, Min cycle, duty = 100%	
Standby power supply current	I_{SB}	—	20	40	mA	$\overline{CS} = V_{IH}$, Min cycle	
Standby power supply current (1)	I_{SB1}	—	0.02	2.0	mA	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ $0\text{ V} \leq V_{in} \leq 0.2\text{ V}$ or $V_{in} \geq V_{CC} - 0.2\text{ V}$	L-version
		—	0.006	0.1			
Output low voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 8\text{ mA}$	
Output high voltage	V_{OH}	2.4	—	—	V	$I_{OH} = -4.0\text{ mA}$	

Note: *1. Typical limits are at $V_{CC} = 5.0\text{ V}$, $T_a = +25^\circ\text{C}$ and specified loading.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)^{*1}


Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	C_{in}	—	6	pF	$V_{in} = 0\text{ V}$
Output capacitance	C_{out}	—	10	pF	$V_{out} = 0\text{ V}$

Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, unless otherwise noted.)

Test Conditions

- Input pulse levels: V_{SS} to 3.0 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels : 1.5 V
- Output load: See Figures




Note: * Including scope & jig.

Read cycle


Item	Symbol	AKM6207H-25		AKM6207H-35		Unit
		Min	Max	Min	Max	
Read cycle time	t_{RC}	25	—	35	—	ns
Address access time	t_{AA}	—	25	—	35	ns
Chip select access time	t_{ACS}	—	25	—	35	ns
Output hold from address change	t_{OH}	5	—	5	—	ns
Chip selection to output in low-Z	t_{LZ}^{*1}	5	—	5	—	ns
Chip deselection to output in high-Z	t_{HZ}^{*1}	0	15	0	20	ns
Chip selection to power up time	t_{PU}	0	—	0	—	ns
Chip deselection to power down time	t_{PD}	—	15	—	25	ns

Note: *1 Transition is measured ± 200 mV from steady state voltage with Load (B)
This parameter is sampled and not 100% tested.

Read Timing Waveform (1) *1, *2



Read Timing Waveform (2) *1, *3




Notes: *1. \overline{WE} is high for read cycle.
*2. Device is continuously selected, $\overline{CS} = V_{IL}$.
*3. Address valid prior to or coincident with \overline{CS} transition low.


Write Cycle

Item	Symbol	AKM6207H-25		AKM6207H-35		Unit
		Min	Max	Min	Max	
Write cycle time	t_{wc}	25	—	35	—	ns
Chip selection to end of write	t_{cw}	20	—	30	—	ns
Address valid to end of write	t_{aw}	20	—	30	—	ns
Address setup time	t_{as}	0	—	0	—	ns
Write pulse width	t_{wp}	20	—	25	—	ns
Write recovery time	t_{wr}	3	—	3	—	ns
Data valid to end of write	t_{dw}	15	—	20	—	ns
Data hold time	t_{dh}	0	—	0	—	ns
Write enabled to output in high-Z	t_{wz}^{*1}	0	15	0	20	ns
Output active from end of write	t_{ow}^{*1}	0	—	0	—	ns

Note: *1 Transition is measured ± 200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (\overline{WE} Controlled)



Write Timing Waveform (2) (\overline{CS} Controlled)

- Notes:
- *1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
 - *2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - *3. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
 - *4. Dout is the same phase of write data of this write cycle, if t_{WR} is long enough.

Low Vcc Data Retention Characteristics ($T_a = 0$ to $+70^\circ\text{C}$)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Vcc for data retention	VDR	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$, $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data retention current	ICDDR	—	1	50*1	μA	
Chip deselect to data retention time	tCDR	0	—	—	ns	
Operation recovery time	tR	5	—	—	ms	

Notes: *1. $V_{CC} = 3.0 \text{ V}$.

Low Vcc Data Retention Timing Waveform

