AKM6207H Series

262144-Word × 1-Bit High Speed CMOS Static RAM

The AKM6207H is a high speed 256k static RAM organized as 256-kword x 1-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required.

The AKM6207H, packaged in a 300-mil 24-pin plastic SOJ and DIP are available for high density mounting. Low power version retains the data with battery back up.

Features

- Single 5 V supply and high density 24-pin package
- · High speed

Access time: 25/35 ns (max)

Low power


Operation: 300 mW (typ) Standby: 100 μW (typ)

30 μW (typ) (L-version)

Completely static memory required
 No clock or timing strobe required

- Equal access and cycle time
- Directly TTL compatible
 All inputs and outputs
- Capability of battery back up operation (L-version)

PIN CONFIGURATION



Ordering Information


Type No.	Access Time	Package
AKM6207HP-25	25 ns	300-mil
AKM6207HP-35	35 ns	24-pin
AKM6207HLP-25	25 ns	plastic DIP
AKM6207HLP-35	35 ns	(DP-24NC)
AKM6207HJP-25	25 ns	300-mil
AKM6207HJP-35	35 ns	24-pin
AKM6207HLJP-25	25 ns	plastic SOJ
AKM6207HLJP-35	35 ns	(CP-24D)

Pin Description

Pin Name	Function
A0 – A17	Address
Din	Data input
Dout	Data output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground



Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isbi	High-Z	_
L	Н	Read	Icc	Dout	Read cycle
L	L	Write	Icc	High-Z	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5^{*1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.



Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	-
	Vcc	4.5	5.0	5.5	V	
Supply voltage	Vss	0	0	0	V	
Input high (logic 1) voltage	VIII	2.2		6.0	V	
Input low (logic 0) voltage	ViL	-0.5*1	_	0.8	V	

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions	Note
Input leakage current	lLıl	_		2.0	μА	Vcc = Max	
•						Vin = Vss to Vcc	
Output leakage current	lILol	_		10.0	μΑ	CS = VIH	
•						$V_{VO} = V_{SS}$ to V_{CC}	
Operating power supply current	Icc		60	120	mA	$\overline{CS} = V_{IL}$, $I_{VO} = 0 \text{ mA}$,	
						Min cycle, duty = 100%	
Standby power supply current	IsB		20	40	mA	$\overline{CS} = V_{III}$, Min cycle	
			0.02	2.0		$\overline{CS} \ge Vcc - 0.2 \text{ V}$	
Standby power supply current (1)	Isbı	_	0.006	0.1	mA	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V or}$	L-version
						$Vin \ge Vcc - 0.2V$	
Output low voltage	Vol	I —		0.4	V	IoL = 8 mA	
Output high voltage	Vон	2.4	_		V	Iон = -4.0 mA	

Note: *1. Typical limits are at Vcc = 5.0 V, Ta = +25°C and specified loading.

Capacitance (Ta = 25° C, f = 1MHz)*1

Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin	_	6	pF	Vin = 0 V
Output capacitance	Cout	_	10	pF	$V_{out} = 0 V$


Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: Vss to 3.0 V
- Input rise and fall times: 5 ns

- Input and output timing reference levels: 1.5 V
- · Output load: See Figures



Note: * Including scope & jig.

HS.28




Read cycle


Item	Sumbal	AKM62	207H-25	AKM62	:07H-35	Unit
nem	Symbol	Min	Max	Min	Max	Unit
Read cycle time	trc	25	_	35		ns
Address access time	taa		25		35	ns
Chip select access time	tacs	_	25	_	35	ns
Output hold from address change	tон	5		5		ns
Chip selection to output in low-Z	tLZ*1	5	_	5		ns
Chip deselection to output in high-Z	tiz*1	0	15	0	20	ns
Chip selection to power up time	t PU	0		0	_	ns
Chip deselection to power down time	t _{PD}		15		25	ns

Note: *1 Transition is measured ±200 mV from steady state voltage with Load (B)
This parameter is sampled and not 100% tested.





Read Timing Waveform (2) *1,*3



Notes: *1. WE is high for read cycle.

*2. Device is continuously selected, $\overline{CS} = VIL$.

*3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.




Write Cycle

T	6 1 1	AKM6	207H-25	AKM62	07H-35	T.T 'a
Item	Symbol	Min	Max	Min	Max	Unit
Write cycle time	twc	25	_	35		ns
Chip selection to end of write	tcw	20	_	30		ns
Address valid to end of write	taw	20	_	30	_	ns
Address setup time	tas	0	_	0		ns
Write pulse width	twp	20	_	25		ns
Write recovery time	twr	3	_	3		ns
Data valid to end of write	tow	15		20	_	ns
Data hold time	to _H	0		0		ns
Write enabled to output in high-Z	twz*1	0	15	0	20	ns
Output active from end of write	tow*1	0	_	0	_	ns


Note: *1 Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (WE Controlled)





Write Timing Waveform (2) (CS Controlled)



- Notes: *1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
 - *2. twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - *3. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.
 - *4. Dout is the same phase of write data of this write cycle, if twn is long enough.


Low Vcc Data Retention Characteristics $(Ta = 0 \text{ to } +70^{\circ}\text{C})$

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	Vdr	2.0		_	V	
Data retention current	Iccdr		1	50*1	μА	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V},$
Chip deselect to data retention time	tcdr	0	_	_	ns	$Vin \ge Vcc - 0.2 V or$
Operation recovery time	tr	5	<u> </u>		ms	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$

Notes: $*1. V_{CC} = 3.0 V$.

Low Vcc Data Retention Timing Waveform



HS.31