


General Information

The TBU-PL Series of Bourns® TBU® products are low capacitance dual bidirectional high speed protection components, constructed using MOSFET semiconductor technology, and designed to protect against faults caused by short circuits, AC power cross, induction and lightning surges.

In addition to overcurrent protection, an added feature is the voltage monitoring on the two lines. If the voltage on the line drops below V_{SS} then the voltage will trigger the device to switch to the blocking state.

The TBU[®] high speed protector placed in the system circuit will monitor the current with the MOSFET detection circuit triggering to provide an effective barrier behind which sensitive electronics will not be exposed to large voltages or currents during surge events. The TBU[®] device is provided in a surface mount DFN package and meets industry standard requirements such as RoHS and Pb Free solder reflow profiles.



Agency Approval

Description						
UL	File Number: E315805					

Industry Standards (in Conjunction with OVP Device)

Solutions available for GR-1089-CORE, ITU-T and a combination of both.

Absolute Maximum Ratings (@ T_A = 25 °C Unless Otherwise Noted)


Symbol	Parameter	Part Number	Value	Unit
V _{imp}		TBU-PL050-xxx-WH	500	
	Deals impulse veltage withstand with dynation less than 10 me	TBU-PL060-xxx-WH	600	V
	Peak impulse voltage withstand with duration less than 10 ms	TBU-PL075-xxx-WH	750	v
		TBU-PL085-xxx-WH	850	
V _{rms}		TBU-PL050-xxx-WH	300	
		TBU-PL060-xxx-WH	350	N/
	Continuous A.C. RMS voltage	TBU-PL075-xxx-WH	400	v
		TBU-PL085-xxx-WH	425	
Т _{ор}	Operating temperature range	-55 to +125	°C	
T _{stq}	Storage temperature range	-65 to +150	°C	
T _{imax}	Maximum Junction Temperature	+125	°C	
ESD	HBM ESD Protection per IEC 61000-4-2 on line pads	±2	kV	

Electrical Characteristics (@ T_A = 25 °C Unless Otherwise Noted)

Symbol	Parameter Part Number			Тур.	Max.	Unit
1.	Current required for the device to go from operating state to	100	150	200	mA	
Itrigger	protected state	TBU-PLxxx-200-WH	200	300	400	IIIA
R _{device}	Series resistance of the TBU® device	40	50	55	Ω	
R _{match}	Package resistance matching of the TBU [®] device #1 - TBU [®] d		±0.5	±1.0	Ω	
t _{block}	Time taken for the device to go into current limiting			1	μs	
lq	Current through the triggered TBU® device with 50 Vdc circuit	0.25	0.70	1.50	mA	
I _{ss}	Operating current with V _{ss} = -50 V		100		μA	
V	Voltage below which the triggered TBU® device will	12	15	22	v	
V _{reset}	transition to normal operating state	15	20	25	v	
V _{to}	Voltage threshold offset with 60 Hz applied voltage, with Vss -	-1.0		0.2	V	
V _{ss}	Operating voltage range relative to V _{dd}	-180		-20	V	
R _{th(j-l)}	Junction to package pads - FR4 using minimum recommende		65		°C/W	
R _{th(j-l)}	Junction to package pads - FR4 using heat sink on board (6 c		40		°C/W	


BOURNS

Functional Block Diagram



Reference Application

The TBU-PL Series are high-speed protectors used in voice/ VoIP SLIC applications. The maximum voltage rating of the TBU® device should never be exceeded. Where necessary, an OVP device should be employed to limit the maximum voltage. A cost-effective protection solution combines Bourns® TBU® protection devices with a pair of Bourns® MOVs. For bandwidth sensitive applications, a Bourns® GDT may be substituted for the MOV.



Basic TBU Operation

The TBU[®] device, constructed using MOSFET semiconductor technology, placed in the system circuit will monitor the current with the MOSFET detection circuit triggering to provide an effective barrier behind which sensitive electronics are not exposed to large voltages or currents during surge events. The TBU[®] device operates in approximately 1 µs - once line current exceeds the TBU[®] device's trigger current I_{trigger}. When operated, the TBU[®] device will block all voltages including the surge up to rated limits.

When the voltage on the SLIC output is driven below $(V_{bat} - V_{to})$ the TBU-PL series device switches to the blocking state, regardless of output current in the device.

After the surge, the TBU[®] device resets when the voltage across the TBU[®] device falls to the V_{reset} level. The TBU[®] device will automatically reset on lines which have no DC bias or have DC bias below V_{reset} (such as unpowered signal lines).

If the line has a normal DC bias above V_{reset} , the voltage across the TBU[®] device may not fall below V_{reset} after the surge. In such cases, special care needs to be taken to ensure that the TBU[®] device will reset, with software monitoring as one method used to accomplish this. Bourns application engineers can provide further assistance.

BOURNS


Bourns® TBU® Device Solution

Industry Standard	Surge & AC Tests	TBU® Device P/N	Qty.	OVP Device P/N	Qty.
Telcordia GR-1089-CORE Intra-building	1500 V, 100 A 2/10 μs 120 V RMS, 25 A, 900 s	TBU-PL050-xxx-WH	1	MOV-07D201K	2
Telcordia GR-1089-CORE	5000 V, 500 A 2/10 μs 120 V RMS, 25 A, 900 s	TBU-PL060-xxx-WH	1	MOV-10D201K	2
Enhanced Intra-building	1500 V, 100 A 2/10 μs 277 V RMS, 25 A, 900 s	TBU-PL085-xxx-WH	1	MOV-10D431K	2
ITU-T	1500 V, 40 Ω 10/700 μs 4000 V, 40 Ω 10/700 μs 230 V rms 10 Ω -1000 Ω , 900 s 600 V rms 600 Ω , 1 s	TBU-PL060-xxx-WH	1	TISP4400M3BJ	2
K.20, K.21, K.45 Basic	1500 V, 40 Ω 10/700 μs 4000 V, 40 Ω 10/700 μs 230 V rms 10 Ω -1000 Ω, 900 s 600 V rms 600 Ω, 0.2 s	TBU-PL075-xxx-WH	1	MOV-10D361K	2
ITU-T	1500 V, 40 Ω 10/700 μs 6000 V, 40 Ω 10/700 μs 230 V rms 10 Ω -1000 Ω, 900 s 600 V rms 600 Ω, 0.2 s 600 V rms 600 Ω, 1 s 1500 V rms, 200 Ω 2s	TBU-PL060-xxx-WH	1	TISP4500H3BJ	2
K.20, K.21, K.45 Enhanced	$\begin{array}{c} 1500 \text{ V}, 40 \ \Omega \ 10/700 \ \mu\text{s} \\ 6000 \ \text{V}, 40 \ \Omega \ 10/700 \ \mu\text{s}^{*} \\ 230 \ \text{V rms} \ 10 \ \Omega \ -1000 \ \Omega, 900 \ \text{s} \\ 600 \ \text{V rms} \ 600 \ \Omega, \ 0.2 \ \text{s} \\ 600 \ \text{V rms} \ 600 \ \Omega, \ 1 \ \text{s}^{*} \\ 1500 \ \text{V rms}, 200 \ \Omega \ 2\text{s}^{*} \end{array}$	TBU-PL085-xxx-WH	1	MOV-10D391K	2
Telcordia GR-1089-CORE Intra-building and ITU-T K.20, K.21, K.45 Enhanced	$\begin{array}{c} 5000 \text{ V}, 500 \text{ A } 2/10 \ \mu\text{s} \\ 120\text{V RMS}, 25 \text{ A}, 900 \text{ s} \\ 1500 \text{ V}, 40 \ \Omega \ 10/700 \ \mu\text{s} \\ 6000 \text{ V}, 40 \ \Omega \ 10/700 \ \mu\text{s}^* \\ 230 \text{ V rms} \ 10 \ \Omega \ -1000 \ \Omega, 900 \ \text{s} \\ 600 \text{ V rms} \ 600 \ \Omega, \ 0.2 \ \text{s} \\ 600 \text{ V rms} \ 600 \ \Omega, \ 1 \ \text{s}^* \\ 1500 \text{ V rms}, 200 \ \Omega \ 2\text{s}^* \end{array}$	TBU-PL085-xxx-WH	1	MOV-10D391K	2

 * GDT Special Test Protector with DC breakdown (DCBD) of less than 330 V .

Note: The Le9500, Le9520 and Le9530 (VE950 series) require a 200 mA $I_{trigger}$ TBU[®] device for normal operation.

Device Pin Out



	Pad De	signation
Pad #	Pin Out	
1	Line 1	
2	V _{dd}	
3	Not Used	
4	Line 1 SLIC	

Pad #	Pin Out			
5	Line 2 SLIC			
6	V _{SS}			
7	Not Used			
8	Line 2			

Specifications are subject to change without notice.


Customers should verify actual device performance in their specific applications.

TBU-PL Series - TBU[®] High Speed Protectors


BOURNS

Performance Graphs


Typical V-I Characteristics (TBU-PL085-200-WH)




Tracking Voltage Characteristics




Power Derating Curve




Typical Trigger Current vs. Temperature



Typical Resistance vs. Temperature




Typical Surge Response




BOURNS

Product Dimensions




Recommended Pad Layout

TBU® protectors have matte-tin termination finish. The suggested layout should use Non-Solder Mask Define (NSMD). The recommended stencil thickness is 0.10-0.12 mm (.004-.005 in.) with a stencil opening size 0.025 mm (.0010 in.) less than the device pad size. As when heat sinking any power device, it is recommended that wherever possible, extra PCB copper area is allowed. For minimum parasitic capacitance, do not allow any signal, ground or power signals beneath any of the pads of the device.



Dark grey areas show added PCB copper area for better thermal resistance.

Thermal Resistance vs Additional PCB Cu Area




BOURNS


Reflow Profile

How to Order

Profile Feature	Pb-Free Assembly
Average Ramp-Up Rate (Tsmax to Tp)	3 °C/sec. max.
Preheat - Temperature Min. (Tsmin) - Temperature Max. (Tsmax) - Time (tsmin to tsmax)	150 °C 200 °C 60-180 sec.
Time maintained above: - Temperature (TL) - Time (tL)	217 °C 60-150 sec.
Peak/Classification Temperature (Tp)	260 °C
Time within 5 °C of Actual Peak Temp. (tp)	20-40 sec.
Ramp-Down Rate	6 °C/sec. max.
Time 25 °C to Peak Temperature	8 min. max.



Typical Part Marking





- 2ND & 3RD DIGITS INDICATE IMPULSE VOLTAGE: 50 = 500 V 60 = 600 V 75 = 750 V 85 = 850 V - 4TH DIGIT INDICATES TRIGGER CURRENT: 1 = 100 mA 2 = 200 mA


YYYY

MANUPALIFINING DATE CODE - 1ST DIGIT INDICATES THE YEAR'S 6-MONTH PERIOD. - 2ND DIGIT INDICATES THE WEEK NUMBER IN THE 6-MONTH PERIOD. - 3RD & 4TH DIGITS INDICATE SPECIFIC LOT FOR THE WEEK.

E = JAN-JUN 2011 F = JUL-DEC 2011

BOURNS

Packaging Specifications



A	0	B	0)	Ľ	רי				-
Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	max.
<u>4.30</u> (.169)	4.50	6.70	6.90	1.5	1.6	1.5		1.65	1.85	7.4	7.6
(.169)	(.177)	(.264)	(.272)	(.059)	(.063)	(.059)	-	(.065)	(.073)	(.291)	(.299)
K	K0		2	P0		P2		t		W	
Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
1.0	1.2	7.9	8.1	3.9	4.1	1.9	2.1	0.25	0.35	15.7	16.3
(.039)	(.047)	(.311)	(.319)	(.159)	(.161)	(.075)	(.083)	(.010)	(.014)	(.618)	(.642)
(.000)	(.011)	(.011)	(.010)	(.100)	(.101)	(.010)	((.010)	(.011)	(.010)	(.012)

DIMENSIONS: $\frac{MM}{(INCHES)}$

BOURNS

Asia-Pacific: Tel: +886-2 2562-4117 • Fax: +886-2 2562-4116 Europe: Tel: +41-41 768 5555 • Fax: +41-41 768 5510 The Americas: Tel: +1-951 781-5500 • Fax: +1-951 781-5700 www.bourns.com