

Data Sheet: ACD82124

24 Ports 10/100 Fast Ethernet Switch Controller

Rev.1.1.1.F Last Update: November 5, 1998 Subject to Change

Please check ACD's website for update information before starting a design Web site: http://www.acdcorp.com

or Contact ACD at:
Email: support@acdcorp.com
Tel: 408-433-9898x115
Fax: 408-545-0930

ACD Confidential Material
For ACD authorized customer use only. No reproduction or redistribution without ACD's prior permission.

ACD Confidential Material
For ACD authorized customer use only. No reproduction or redistribution without ACD's prior permission.

Table of Contents

Sec	tion	Page
1	General Description	3
2	Main Features	3
3	System Block Diagram	3
4	System Description	4
5	Functional Description	4
6	Interface Description	10
7	Register Description	16
8	Pin Description	27
9	Timing Description	32
10	Electrical Specifications	38
11	Packaging	39
	Appendix	
A1	Address Resolution Logic	40
	(The built-in ARL)	

1. GENERAL DESCRIPTION


The ACD82124 is a single chip implementation of a 24 port 10/100 Ethernet switch system intended for IEEE 802.3 and 802.3u compatible networks. The device includes 24 independent 10/100 MACs. Each MAC interfaces with an external PMD/PHY device through a standard MII interface. Speed can be automatically configured through the MDIO port. Each port can operate at either 10Mbps or 100Mbps. The core logic of the ACD82124, implemented with patent pending BASIQ (Bandwidth Assured Switching with Intelligent Queuing) technology, can simultaneously process 24 asynchronous 10/100Mbps port traffic. The Queue Manager inside the ACD82124 provides the capability of routing traffic with the same order of sequence, without any packet loss.

A complete 24 port 10/100 switch can be built with the use of the ACD82124, 10/100 PHY and ASRAM. The MAC addresses can be expanded from the built-in 2K to 11K by the use of ACD's external ARL chip (ACD80800 Address Resolution Logic). Advanced network management features can be supported with the use of ACD's MIB (ACD80900 Management Information Base) chip.

2. FEATURES

- 24 ports 10/100 auto-sensing with MII interface
- Half-duplex operation, with optional full-duplex configuration by combining 2 adjacent ports
- 2.4 Gbps aggregated throughput
- True non-blocking switch architecture
- Flexible port configuration (up to 12 full duplex 10/ 100 ports, up to 24 half duplex 10/100 ports)
- Built-in storage of 2,000 MAC address
- Automatic source address learning
- Zero-Packet Loss back-pressure flow control
- Store-and-forward switch mode
- Port based V-LAN support
- UART type CPU management interface
- Supports up to 11K MAC addresses with the ACD80800
- RMON and SNMP support with ACD80900
- Status LEDs: Link, Speed, Full Duplex, Transmit, Receive, Collision and Frame Error
- Reversible MII option for CPU and expansion port interface
- Wire speed forwarding rate
- 576 pin BGA package
- 3.3V power supply, 3.3V I/O with 5V tolerance

3. SYSTEM BLOCK DIAGRAM



4. SYSTEM DESCRIPTION

The ACD82124 is a single chip implementation of a 24-port Fast Ethernet switch. Together with external ASRAM and transceiver devices, it can be used to build a complete desktop class Fast Ethernet switch. Each individual port can be either auto-sensed or manually selected to run at 10 Mbps or 100 Mbps speed rate, under Half Duplex mode.

The ACD82124 Ethernet switch contains three major functional blocks: the Media Access Controller (MAC), the Queue Manager, and the Lookup Engine.

There are 24 independent MACs within the ACD82124. The MAC controls the receiving, transmitting, and deferring process of each individual port, in accordance to IEEE 802.3 and 802.3u standard. The MAC logic also provides framing, FCS checking, error handling, status indication and back-pressure flow control functions. Each MAC interfaces with an external transceiver through standard MII interface.

The device utilizes ACD's proprietary BASIQ (Bandwidth Assured Switching with Intelligent Queuing) technology. It is a technology to enforce the first-in-first-out rule of Ethernet Bridge-type devices in a very efficient way. The technology enables a true non-blocking frame switching operation at wire speed for a high throughput and high port density Ethernet switch.

The on-chip 2,000 MAC addresses Lookup Engine maps each destination address into a destination port. Each port's MAC address is automatically learned by the Lookup Engine when it receives a frame with no error. Therefore, the ACD82124 alone can be used to build a desktop class Fast Ethernet switch without any additional switching devices.

The MAC address space can be expanded from 2,000 to 8,000 per system by using the ACD80800. The ACD82124 has a proprietary ARL interface that allows direct connection with ACD80800. System designers can also use this ARL interface to implement a vendor-specific address resolution algorithm.

The ACD82124 provides management support through its MIB (Management Information Base) interface. The MIB interface can be used to monitor all traffic activities of the switch system. ACD's supporting chip (the ACD80900) provides a full set of statistical counters to support both SNMP and RMON network management. The MIB interface can also be used by system designers to implement vendor-specific network management functionality.

Among the 24 MII interfaces, 10 of them can be configured as reversed MII, to connect directly with standalone MAC controller devices. A MAC in the ACD82124 can be viewed logically as a PHY device if it is configured as a reversed MII interface. The reversed MII is intended for a CPU network interface, or expansion port interface.

A system CPU can access various registers inside the ACD82124 through a serial CPU management interface. The CPU can configure the switch by writing into the appropriate registers, or retrieve the status of the switch by reading the corresponding registers. The CPU can also access the registers of external transceiver (PHY) devices through the CPU management interface.

5. FUNCTIONAL DESCRIPTION

The MAC controller performs transmit, receive, and defer functions, in accordance to IEEE 802.3 and 802.3u standard specification. The MAC logic also handles frame detection, frame generation, error detection, error handling, status indication and flow control functions.

Frame Format

The ACD82124 assumes that the received data packet will have the following format:

Preamble SFD DA SA Type/Len Data FCS

Where,

- Preamble is a repetitive pattern of '1010....' of any length with nibble alignment.
- SFD (Start Frame Delimiter) is defined as an octet pattern of 10101011.
- DA (Destination Address) is a 48-bit field that specifies the MAC address of the destined DTE. If the first bit of DA is 1, the ACD82124 will treat the frame as a broadcast/multicast frame and will forward the frame to all ports within the source port's VLAN except the source port itself or BPDU address.
- SA (Source Address) is a 48-bit field that contains the MAC address of the source DTE that is transmitting the frame to the ACD82124. After a frame is received with no error, the SA is learned as the port's MAC address.
- Type/Len field is a 2-byte field that specifies the type (DIX Ethernet frame) or length (IEEE 802.3 frame) of the frame. The ACD82124 does not process this information.
- Data is the encapsulated information within the Ethernet Packet. The ACD82124 does not process any of the data information in this field.
- FCS (Frame Check Sequence) is a 32-bit field of a CRC (Cyclic Redundancy Check) value based on the destination address, the source address, the type/length and the data field. The ACD82124 will verify the FCS field for each frame. The procedure of computing FCS is described in section of "FCS Calculation."

Start of Frame Detection

When a port's MAC is idle, assertion of the RXDV in the MII interface will cause the port to go into the receive state. The MII presents the received data in 4-bit nibbles that are synchronous to the receive clock (25Mhz or 2.5MHz). The ACD82124 will convert this data into a serial bit stream, and attempt to detect the occurrence of the SFD (10101011) pattern. All data prior to the detection of SFD are discarded. Once SFD is detected, the following frame data are forwarded and stored in the buffer of the switch.

Frame Reception

Under normal operating conditions, the ACD82124 expects a received frame to have a minimum inter frame gap (IFG). The minimum IFG required by the device is 80 BT (Bit Time).

In the event the ACD82124 receives a packet with IFG less than 80BT, the ACD82124 does not guarantee to be able to receive the frame. The packet will be dropped if the ACD82124 cannot receive the frame.

The device will check all received frames for errors such as symbol error, FCS error, short event, runt, long event, jabber etc. Frames with any kind of error will not be forwarded to any port.

Preamble Bit Processing

The preamble bit in the header of each frame will be used to synchronize the MAC logic with the incoming bit stream. The minimum length of the preamble is 0 bits and there is no limitation on the maximum length of preamble. After the receive data valid signal RXDV is asserted by the external PHY device, the port will wait for the occurrence of the SFD pattern (10101011) and then start a frame receiving process.

Source Address and Destination Address

After a frame is received by the ACD82124, the embedded destination address and source address are retrieved. The destination address is passed to the lookup table to find the destination port. The source address is automatically stored into the address lookup table. For applications that use an external ARL, the ACD82124 will disable the internal lookup table and pass the DA and SA to the external ARL for address lookup and learning.

A port's MAC address register is cleared on powerup, hardware reset, or when the port enters into Link Fail state. If the SA aging option is enabled (*Register-*16 bit 4), the learned SA will be cleared if it does not reappear within five minutes.

During the receive process, the Lookup Engine will attempt to match the destination address with the addresses stored in the address table. If a match is found, a link between the source port and the destination port is established. If an external ARL is used, the ACD82124 indicates the presence of a 48-bit DA through the status line of the ARL interface. The external ARL will use the value of DA for address comparison and return a result of the lookup to the ACD82124.

Frame Data

Frame data are transparent to the ACD82124. The ACD82124 will forward the data to the destination port(s) without interpreting the content of the frame data field.

FCS Calculation

Each port of the ACD82124 has CRC checking logic to verify if the received frame has a correct FCS value. A wrong FCS value is an indication of a fragmented frame or a frame with frame bit error. The method of calculating the CRC value is using the following polynomial.

$$G(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x + 1$$

as a divider to divide the bit sequence of the incoming frame, beginning with the first bit of the destination address field, to the end of the data field. The result of the calculation, which is the residue after the polynomial division, is the value of the frame check sequence. This value should be equal to the FCS field appended at the end of the frame. If the value does not match the FCS field of the frame, the Frame Bit Error LED of the port will be turned on once and the packet will be dropped.

Frame Length

During the receiving process, the MAC will monitor the length of the received frame. Legal Ethernet frames should have a length of not less than 64 bytes and no more than 1518 bytes. If the carrier sense signal of a frame is asserted for less than 76 BT, the frame is flagged with short event error. If the length of a frame

is less then 64 bytes, the frame is flagged with runt error.

In order to support an application where extra byte length is required, an Extra-Long-Frame option is provided. When the Extra long frame option is enabled (*Table 12: CFG7*), only frames longer than 1530 bytes are marked with a long event error. Frame length is measured from the first byte of DA to the last byte of FCS.

Frame Filtering

Frames with any kind of error will be filtered. Types of error include code error (indicated by assertion of RXER signal), FCS error, alignment error, short event, runt, and long event.

Any frame heading to its own source port will be filtered. If external ARL is used, the ACD82124 will filter the frame as directed by the external ARL.

If the Spanning Tree Support option is enabled, frames containing DA equal to any reserved Bridge Management Group Address specified in Table 3.5 of IEEE 802.1d will not be forwarded to any ports, except the Port-23, which may receive BPDU frames. If spanning tree support is not enabled, frames with DA equal to the reserved Group Address for PBDU will be broadcasted to all ports in the same VLAN of the source port.

Jabber Lockup Protection

If a receiving port is active continuously for more than 50,000 BT, the port is considered to be jabbering. A jabbering port will automatically be partitioned from the switch system in order to prevent it from impairing the performance of the network. The partitioned port will be re-activated as soon as the offending signal discontinues.

Excessive Collision

In the event that there are more than 16 consecutive collision, the ACD82124 will reset the counter to zero and retransmit the packet. This implementation insures there is no packet loss even under channel capture situation. However, ACD82124 has an option to drop the packet on excessive collision. When this option is enabled (*Table 12: CG11*), the frame will be dropped after 16 consecutive collisions.

False Carrier Events

If the RXER signal in the MII interface is asserted when the receive data valid (RXDV) signal is not asserted, the port is considered to have a false carrier event. If a port has more than two consecutive false carrier events, the port will automatically be partitioned from the switch system. The partitioned port will be re-activated if it has been idling for 33,000 BT or it has received a valid frame.

Frame Forwarding

If the first bit of the destination address is 0, the frame is handled as a unicast frame. The destination address is passed to the Address Resolution Logic, which returns a destination port number to identify which port the frame should be forwarded to. If Address Resolution Logic cannot find any match for the destination address, the frame will be treated as a frame with unknown DA. The frame will be processed in one of two ways. If the option flood-to-all-port is enabled, the switch will forward the frame to all ports within the same VLAN of the source port, except the source port itself. If the option is not enabled, the frame will be forwarded to the 'dumping port' of the source port VLAN only. The dumping port is determined by the VLAN ID of the source port. If the source port belongs to multiple VLANs, a frame with unknown DA will then be forwarded to multiple dumping ports of the VLANs.

If the first bit of the destination address is a 1, the frame is handled as a multicast or broadcast frame. The ACD82124 does not differentiate a multicast packet from a broadcast packet except the reserved bridge management group address, as specified in table 3.5 of the IEEE 802.1d standard. The destination ports of the broadcast frame is all ports within the same VLAN except the source port itself.

The order of all broadcast frames with respect to the unicast frames is strictly enforced by the ACD82124.

Frame Transmission

The ACD82124 transmits all frames in accordance to IEEE 802.3 standard. The ACD82124 will send the frames with a guaranteed minimum interframe gap of 96 BT, even if the received frames have an IFG less than the minimum requirement. Before the transmit process is started, the MAC logic will check if the channel has been silent for more than 64 BT. Within the 64 BT silent window, the transmission process will defer on any receiving process. If the channel has been silent for more than 64 BT, the MAC will wait an addi-

tional 32 BT before starting the transmit process. In the event that the carrier sense signal is asserted by the MII during the wait period, the MAC logic will generate a JAM signal to cause a forced collision.

The MAC logic will abort the transmit process if a collision is detected through the assertion of the Col signal of the MII. Re-transmission of the frame is scheduled in accordance to IEEE 802.3's truncated binary exponential backoff algorithm. If the transmit process has encountered 16 consecutive collisions, an excessive collision error is reported, and the ACD82124 will try to re-transmit the frame, unless the drop-on-excessive-collision option of the port is enabled. It will first reset the number of collisions to zero and then start the transmission after 96 BT of interframe gap. If dropon-excessive-collision is enabled, the ACD82124 will not try to re-transmit the frame after 16 consecutive collisions. If a collision is detected after 512 BT of the transmission, a late collision error will be reported, but the frame will still be retransmitted after proper backoff time.

Frame Generation

During a transmit process, frame data is read out from the memory buffer and is forwarded to the destination port's PHY device in nibbles. 7 bytes of preamble signal (10101010) will be generated first followed by the SFD (10101011), and then the frame data and 4 bytes of FCS are sent out last.

Frame Buffer

All ports of the ACD82124 work in Store-And-Forward mode so that all ports can support both 10Mbps and 100Mbps data speed. The ACD82124 utilizes a global memory buffer pool, which is shared by all ports. The device has a unique architecture that inherits the advantage of both output buffer-based and input buffer-based switches. An output buffer-based switch stores the received data only once into the memory, and hence has a short latency. Whereas an input buffer-based switch typically has more efficient flow control.

Flow Control

Under half duplex mode of operation, when the switch cannot handle the receiving of an incoming frame, a collision is generated by sending a jam pattern to the sending party to force it to back off and re-transmit the frame later. Back pressure flow control is applied to a port when its reserved-buffer is full and no more shared buffer is available, or when starvation control is active.

This process is used to ensure that there are no dropped frames. *Backpressure flow control* can be disabled by setting the corresponding bit of the *register-21*.

VLAN Support (register 23 & 24)

The ACD82124 can support up to 4 port-based security VLANs. Each port of the ACD82124 can be assigned up to four VLAN. On power up, every port is assigned to VLAN-0 as default VLAN. Frames from the source port will only be forwarded to destination ports within the same VLAN domain. A broadcast/ multicast frame will be forwarded to all ports within the VLAN(s) of the source port. A unicast frame will be forwarded to the destination port only if the destination port is in the same VLAN as the source port. Otherwise, the frame will be treated as a frame with unknown DA. Each VLAN can be assigned with a dedicated dumping port. Multiple VLANs can also share a dumping port. Unicast frames with unknown destination addresses will be forwarded to the dumping port of the source port VLAN.

Security VLAN can be disabled by setting the corresponding bit in the system configuration register (bit 8 of Register 16). When security VLAN is disabled, each VLAN becomes a leaky VLAN and is equivalent to a broadcast domain. Four dumping ports of four different virtual VLAN can be grouped together to form a fat pipe uplink (For example, if port 0&1, port 2&3, port 3&4, port 5&6 are combined to form 4 full duplex ports with 200Mbps per port throughput, these 4 full duplex ports can be grouped to form an 800 Mbps uplink port). When multiple dumping ports are grouped as a single pipe, each port has to be assigned to one and only one VLAN. A unicast frame with a matched DA will be forwarded to any destination, even if the VLAN ID is different. All unmatched DA packets will be forwarded to the designated dumping port of the source port VLAN. The broadcast and multicast packets will only be forwarded to the ports in the same VLAN of the source port. Therefore, a 200 to 800 Mbps pipe can be established by carefully grouping the dumping ports, and connects directly with the segmentation switches.

Dumping Port

Each VLAN can be assigned with a dedicated dumping port. Multiple VLANs can share a dumping port. Each dumping port can be used for up-link connection or for DTE connection. That is, the dumping port can be used to connect the switch with a computer repeater hub, a workgroup switch, a router, or any type of interconnecting device compliant with the IEEE

802.3 standard. The ACD82124 will direct the following frames to the dumping port:

- frame with unicast destination address that does not match with any port's source address within the VLAN of the source port
- frame with broadcast/multicast destination address*
- * See Spanning Tree Support

If the device is configured to work under Flood-to-All-Port mode (*Register 25, bit 8*), frames listed above will be forwarded to all the ports in the VLAN(s) of the source port except the source port itself.

Mode of Operation

By default, all ports of the ACD82124 work in half duplex mode. A full-duplex port can be configured by combining two half-duplex ports. In this case, the operation mode of the port is determined by the port's PHY device through auto-negotiation. The mode of a port can also be assigned by the duplex mode indication/assignment register (*Register 27*).

Spanning Tree Support

The ACD82124 supports Spanning Tree protocol. When Spanning Tree Support is enabled (Register 16 bit 1), frames from the CPU port (port 23) having a DA equal to the reserved Bridge Management Group Address for BPDU will be forwarded to the port specified by the CPU. Frames from all other ports with a DA equal to the Reserved Group Address for BPDU will be forwarded to the CPU port if the port is in the same VLAN of the CPU port. Port 23 is designed as the default CPU port. When Spanning Tree Support is disabled, all reserved group addresses for Bridge Management is treated as broadcast address.

Every port of the ACD82124 can be set to block-andlisten mode through the CPU interface. In this mode, incoming frames with DA equal to the reserved Group Address for BPDU will be forwarded to the CPU port. Incoming frames with all other DA value will be dropped. Outgoing frames with DA value equal to the Group Address for BPDU will be forwarded to the attached PHY device; all other outgoing frames will be filtered.

Queue Management

Each port of the ACD82124 has its own individual transmission queue. All frames coming into the ACD82124 are stored into the shared memory buffer, eet 4

and are lined up in the transmission queues of the corresponding destination port. The order of all frames, unicast or broadcast, is strictly enforced by the ACD82124. The ACD82124 is designed with a non-blocking switching architecture. It is capable of achieving wire-speed frame forwarding rate and handling maximum traffic load.

MII Interface

The MAC of each port of the ACD82124 interfaces with the port's PHY device through the standard MII interface. For reception, the received data (RXD) can be sampled by the rising edge (default) or the falling edge of the receive clock (RXCLK). Assertion of the receive data valid (RXDV) signal will cause the MAC to look for start of Frame Delimiter (SFD). For transmission, the transmit data enable (TXEN) signal is asserted when the first preamble nibble is sent on the transmit data (TXD) lines. The transmit data are clocked out by the falling edge of the transmit clock (TXCLK).

The ACD82124 supports PHY device management through the serial MDIO and MDC signal lines. The ACD82124 can continuously poll the status of the PHY devices through the serial management interface, without CPU intervention. The ACD82124 will also configures the PHY capability field to ensure proper operation of the link. The ACD82124 also enables the CPU to access any registers in the PHY devices through the CPU interface.

Reversed MII Interface

Ten ports of the ACD82124 can be configured as reversed MII interface. Reversed MII behaves as a PHY MII, that the TXCLK, COL, RXD<3:0>, RXCLK, RXDV, CRS signals (names specified by IEEE 802.3u) become output signals of the ACD82124, and the TXER, TXD<3:0>, TXEN, RXER, signals (names specified by IEEE 802.3u) become input signals of the ACD82124. Reversed MII interface enables an external MAC device to be connected directly with the ACD82124.

ASRAM Interface

The ACD82124 requires the use of asynchronous SRAM as a memory buffer. Each read or write cycle takes up to 20 ns. An ASRAM chip with access speed at 12 ns or faster should be used. The ASRAM interface contains a 52-bit data bus, a 17-bit address bus and 4 chip-select signals.

CPU Interface

The ACD82124 does not require a microprocessor for operation. Initialization and most configurations can be done with the use of external hardware pins. However, the ACD82124 provides a CPU interface for a microprocessor to access some of its control registers and status registers. The microprocessor can send a read command to retrieve the status of the switch, or send a write command to configure the switch through a serial interface. This interface is a commonly used UART type interface. The CPU interface can also be used to access the registers inside each PHY device connected with the ACD82124.

ARL Interface

The ACD82124 has a built-in ARL that can store up to 2,000 MAC addresses. It is actually a subset of the full ACD80800 ARL IC. For detailed description, please refer to the ACD80800 Data Sheet. The UARTID for this built-in ARL is shared with the ACD82124 (CFG16 & 17).

The ACD82124 also provides an ARL interface (*Table 12: CFG9*) for supporting additional MAC addresses. Through the ARL interface, the external ARL (ACD80800) device can tap the value of DA out from the data bus in the ASRAM interface, and execute a lookup process to map the value of DA into a port number. The external ARL device also learns the SA values embedded in the received frames via the ARL interface. The value of SA is used to build up the address lookup table.

MIB Interface

Traffic activities on all ports of the ACD82124 can be monitored through the MIB interface. Through the MIB interface, a MIB device can view what the source port is receiving, or what the destination port is transmitting. Therefore, the MIB device can maintain a record of traffic statistics for each port to support network management. Since all received data are stored into the memory buffer, and all transmitted data are retrieved from the memory buffer, the data of the activities can also be captured from the data bus of ASRAM interface. The status of each data transaction between the ACD82124 and the ASRAM is displayed by some dedicated status signal pins of the ACD82124.

LED Interface

The ACD82124 provides a wide variety of LED indicators for simple system management. The update of the LED is completely autonomous and merely requires low speed TTL or CMOS devices as LED drivers. The status display is designed to be flexible to allow the system designer to choose those indicators appropriate for the specification of the equipment.

There are two LED control signals, LEDVLD0 and LEDVLD1, used to indicate the start and end of the LED data signal. LEDCLK signal is a 2.5MHz clock signal. The rising edge of LEDCLK should be used to latch the LED data signal into the LED driver circuitry.

The LED data signals contain Lnk, Xmt, Rcv, Col, Err, Adr, Fdx and Spd, which represent Link status, Transmit status, Receive status, Collision indication, Frame error indication, Port Address learning status, Full duplex operation and Operational Speed status respectively. These status signals are sent out sequentially from port 23 to port 0, once every 50ms. For details about the timing diagrams of the LED signals, refer to the chapter of "Timing Description"

Life Pulse

The ACD82124 continuously sends out life pulses to the WCHDOG pin when it is operating properly. In a catastrophic event, the ACD82124 will not send the life pulse to cause the external watchdog circuitry to time-up and reset the switch system.

6. INTERFACE DESCRIPTION

MII Interface (MII)

The ACD82124 communicates with the external 10/100 Ethernet transceivers through standard MII interface. The signals of MII interface are described in *table-6.1*:

Table-6.1: MII Interface Signals

Table-6. 1. IVIII IIILEITACE SIGNAIS						
Name	Туре	Description				
PxCRS	ı	Carrier sense				
PxRXDV	ı	Receive data valid				
PxRXCLK	ı	Receive clock (25/2.5 MHz)				
PxRXERR	I	Receive error				
PxRXD0	ı	Receive data bit 0				
PxRXD1	ı	Receive data bit 1				
PxRXD2	ı	Receive data bit 2				
PxRXD3	ı	Receive data bit 3				
PxCOL	I	Collision indication				
PxTXEN	0	Transmit data valid				
PxTXCLK	ı	Transmit clock (25/2.5 MHz)				
PxTXD0	0	Transmit data bit 0				
PxTXD1	0	Transmit data bit 1				
PxTXD2	0	Transmit data bit 2				
PxTXD3	0	Transmit data bit 3				

For MII interface, signal PxRXDV, PxRXER and PxRXD0 through PxRXD3 are sampled by the rising edge of PxRXCLK. Signal PxTXEN, and PxTXD0 through PxTXD3 are clocked out by the falling edge of PxTXCLK. The detailed timing requirement is described in the chapter of "Timing Description"

Ports 0,1, 2, 3, 4, 5, 6, 7, 22 and 23 can be configured as reversed MII ports (*Register 28*, the Reversed MII Enable register). These ports, when configured as "normal" MII, have the same characteristics as all other MII ports. However, when configured as reversed MII interface, they will behave logically like a PHY device, and can interface directly with a MAC device. The signal of reversed MII interface are described by *table-6.2*:

Note: * *Collision Indication* for half-duplex mode. *Not-Ready (output)* for full duplex mode.

Table-6.2: Reversed MII Interface Signals

Table-0.2. Neversed will interface Signals						
Name	Туре	Description				
PxCRSR	0	Carrier sense				
PxRXDVR	I	Transmit data valid				
PxRXCLKR	0	Transmit clock (25/2.5 MHz)				
PxRXERR	I	Not-Ready (Input)				
PxRXD0R	ı	Transmit data bit 0				
PxRXD1R	I	Transmit data bit 1				
PxRXD2R	I	Transmit data bit 2				
PxRXD3R	I	Transmit data bit 3				
PxCOLR	0	Collision Indication/				
1 XOOLIX		Not-Ready (Output)				
PxTXENR	0	Receive data valid				
PxTXCLKR	0	Receive clock (25/2.5 MHz)				
PxTXD0R	0	Receive data bit 0				
PxTXD1R	0	Receive data bit 1				
PxTXD2R	0	Receive data bit 2				
PxTXD3R	0	Receive data bit 3				

For reversed MII interface, signal PxRXDVR, and PxRXD0R through PxRXD3R are clocked out by the falling edge of PxRXCLKR. Signal PxTXENR, and PxTXD0R through PxTXD3R can be sampled by the falling edge or rising edge of PxTXCLKR, depends on the setting of bit 9 of *Register 16*. The timing behavior is described in the chapter of "Timing Description."

PHY Management Interface

All control and status registers of the PHY devices are accessible through the PHY management interface. The interface consists of two signals: MDC and MDIO, which are described in *Table-6.3*.

Table-6.3: PHY Management Interface Signals

Name	Туре	Description			
MDC	0	PHY management clock (1.25MHz)			
MDIO	I/O	PHY management data			

Frames transmitted on MDIO has the following format (*Table-6.4*):

Table-6.4: MDIO Format

Operation	PRE	ST	OP	PHY-ID	REG-AD	TA	DATA	IDLE
Write	11	01	01	aaaaa	rrrrr	10	dd	Z
Read	11	01	10	aaaaa	rrrrr	Z 0	d…d	WWW Zatasi

Prior to any transaction, the ACD82124 will output thirty-two bits of '1' as a preamble signal. After the preamble, a '01' signal is used to indicate the start of the frame.

For a write operation, the device will send a '01' to signal a write operation. Following the '01' write signal will be the 5 bit ID address of the PHY device and the 5 bit register address. A '10' turn around signal is then followed. After the turn around, the 16 bit of data will be written into the register. After the completion of the write transaction, the line will be left in a high impedance state.

For a read operation, the ACD82124 will output a '10' to indicate read operation after the start of frame indicator. Following the '10' read signal will be the 5-bit ID address of the PHY device and the 5-bit register address. Then, the ACD82124 will cease driving the MDIO line, and wait for one BT. During this time, the MDIO should be in a high impedance state. The ACD82124 will then synchronize with the next bit of '0' driven by the PHY device, and continue on to read 16 bits of data from the PHY device.

The system designer should set the ID of the PHY devices as '1' for port-0, '2' for port-1, ... and '24' for port-23. The detail timing requirement on PHY management signals are described in the chapter of "Timing Description."

CPU Interface

The ACD82124 includes a CPU interface to enable an external CPU to access the internal registers of the ACD82124. The protocol used in the CPU is the asynchronous serial signal (UART). The baud rate can be from 1200 bps to 76800 bps. The ACD82124 automatically detects the baud rate for each command, and returns the result at the same baud rate. The signals in CPU interface are described in *Table-6.5*.

Table-6.5: CPU Interface Signals

Name Type		Description	
CPUDI	I	CPU data input	
CPUDO	0	CPU data output	
CPUIRQ	0	CPU interrupt request	

A command sent by CPU comes through the CPUDI line. The command consists of 9 octets. Command frames transmitted on CPUDI have the following format (*Table-6.6*):

Table-6.6: CPU Command Format

Operation	Command	Register	Index	Data	Checksum
Write	0010XX11	8-bit	8-bit	24-bit	8-bit
Read	0010XX01	8-bit	8-bit	24-bit	8-bit

The byte order of data in all fields follows the big-endian convention, i.e. most significant octet first. The bit order is least significant order first. The Command octet specifies the type of the operation. Bit 2 and bit 3 of the command octet is used to specify the device ID of the chip. They are set by bit 16 and bit 17 of the *Register 25* at power on strobing. The address octet specifies the type of the register. The index octet specifies the ID of the register in a register array. For write operation, the Data field is a 4-octet value to specify what to write into the register. For read operation, the Data field is a 4-octet 0 as padded data. The checksum value is an 8-bit value of exclusive-OR of all octets in the frame, starting from the Command octet.

The ACD82124 will respond to each valid command received by sending a response frame through the CPUDO line. The response frames have the following format (*Table-6.7*):

Table-6.7: Response Format

Response	Command	Result	Data	Checksum
Write	00100011	8-bit	24-bit	8-bit
Read	00100001	8-bit	24-bit	8-bit

The command octet specifies the type of the response. The result octet specifies the result of the execution.

The Result field in a response frame is defined as:

- 00 for no error
- 01 for Checksum
- 10 for address incorrect
- 11 for MDIO waiting time-out

For response to a read operation, the Data field is a 3-octet value to indicate the content of the register. For response to a write operation, the Data field is 24 bits of 0. The checksum value is an 8-bit value of exclusive-OR of all octets in the response frame, starting from the Command octet.

CPUIRQ is used to inform the CPU of some special status has been encountered by the ACD82124, like port partition, fatal system error, etc. By clearing the appropriate bit in the interrupt mask register, one can stop the specific source from generating an interrupt request. Reading the interrupt source register retrieves the source of the interrupt and clears the interrupt source register.

ASRAM Interface

All received frames are stored into the shared memory buffer through the ASRAM interface. When the destination port is ready to transmit the frame, data is read from the shared memory buffer through the ASRAM interface. The signals in ASRAM interface are described in *Table-6.8*.

Table-6.8: ASRAM Interface

Name	Туре	Description
DATA0-DATA51	1/0	memory data bus
ADDR0-ADDR16	O memory address bus	
nOE	0	output enable, low active
nWE	0	write enable, low active
nCS0 - nCS3	0	chip select signals, low active.

Data is written into the ASRAM or read from the ASRAM in 52-bit wide words. The data is a 48-bit wide value and the control is a 4 bit-wide value. ADDR specifies the address of the word, and DATA contains the content of the word. Bit 0 \sim 47 of DATA bus are used to pass 48-bit frame data. Bit 48 are used to indicate the start and end of a frame. Bit 49 \sim 51 are used to indicate the length of actual data presented on DATA0 \sim DATA47.

nOE and nWE are used to control the timing of read or write operation respectively. nCSx selects the ASRAM chip corresponding to the word address. The timing requirement on ASRAM access is described in the chapter-9 "Timing Description".

ARL Interface

ARL interface provides a communication path between the ACD82124 and an ARL device, which can provide up to 8K of additional address lookup function. As the ACD82124 receives a frame, the destination address and source address of the frame are displayed on the ARLDO data lines for the external ARL device. After the external ARL finds the corresponding destination port, it returns the result through the ARLDIx lines to

the ACD82124. The timing requirement on ARL signals is described in *Chapter-9* "Timing Description." *Table-6.9* shows the associated signals in ARL interface

Table-6.9: ARL Interface Signals

Name	Туре	Description
ARLDO0-RLDO51	0	ARL data output, shared with
		DATA 0 - DATA 51
ARLDIR1-ARLDIR0	0	ARL data direction indicator
		00 for idle
		01 for receive
		10 for transmit
		11 for control
ARLSYNC	0	ARL port synchronization
ARLSTAT0-	0	ARL data state indicator
ARLSTAT3		
ARLCLK	0	ARL clock
ARLDIO - ARLDI3	I	ARL data input
ARLDIV	I	ARL input data valid

The data signal is tapped from the DATA bus of ASRAM interface. Since all data of the received frames will be written into the shared memory through the DATA bus, the bus can be used to monitor occurrences of DA and SA values, indicated by the status signal of ARLSTAT. Therefore, ARLD0 through ARLD51 are the same signals of DATA0 through DATA47.

ARLDIR1 and ARLDIR0 are used to indicate the direction of data on the ARLDO bus:

- 00: Idle
- 01: for receiving data
- 10: for transmitting data
- 11: Header

ARLSYNC is used to indicate port 0 is driving the DATA bus. Since the bus is pre-allocated in time division multiplexing manner, the ARL device can determine which port is driving the DATA bus.

ARLSTAT are used to indicate the status of the data shown on the first 48 bits of DATA bus. The 4-bit status is defined as:

- 0000 Idle
- 0001 First word (DA)
- 0010 Second word (SA)
- 0011 Third through last word
- 0100 Filter Event
- 0101 Drop Event
- 0110 Jabber
- 0111 False Carrier/Deferred Transmission*
- 1000 Alignment error/Single Collision DataSheet48.com

Table-11: LED Interface Signals

Name	Туре	Description	Signal Group 1	Signal Group 2
LEDVLD0	0	LED signal valid #0	1	0
LEDVLD1	0	LED signal valid #1	0	1
nLEDCLK	0	2.5 MHz LED clock	-	-
nLED0	0	Dual purpose indicator	address learning status	frame error indicator
nLED1	0	Dual purpose indicator	full duplex indication	collision indication
nLED2	0	Dual purpose indicator	port speed (1=10Mbps,0=100Mbps)	receiving activity
nLED3	0	Dual purpose indicator	Link status	transmit activity

- 1001 Flow Control/Multiple Collision*
- 1010 Short Event/Excessive Collision^{*}
- 1011 Runt/Late Collision
- 1100 Symbol Error
- 1101 FCS Error
- 1110 Long Event
- 1111 Reserved

ARLDIx is used to receive the lookup result from the external ARL. Result is returned by external ARL device through the ARLDIx lines. Returned data is sampled by the rising edge of ARLCLK. The ARL result has the following format:

SID	RSLT	DID

Where

- SID is a 5-bit ID of the source port (0 23)
- RSLT is a 2-bit result, defined as:
 - 00 reserved
 - 01 matched
 - 10 not matched
 - 11 forced discard
- DID is a 5-bit ID of the destination port (0 23)

The start of each ARL result is indicated by assertion of ARLDIV signal.

LED Interface

The signals in the LED interface is described in *table-6.10*:

The status of each port is displayed on the LED interface for every 50ms. LEDVLD0 and LEDVLD1 are used to indicate the start and end of the LED data. LED data is clocked out by the falling edge of LEDCLK, and should be sampled by the rising edge of LEDCLK. LED data of port 23 are clocked out first, followed by port 22 down to port 0. All LED signals are low active.

^{*}Note: error type depends on whether the port is receiving or transmitting.

Configuration Interface

There are 20 pins whose pull-up or pull-down state will be used as Power-On-Strobing configuration data (*Register 25*, & *CFG0 - CFG19*) to specify various working modes of the ACD82124. The CFG pins are shared with other functional pins of the ACD82124. The pull-high or pull-low status of the CFG pins are used to indicate specific configuration settings, described in *Table-6.11*. The register description section will provide more details about the *POS Configuration register*.

Table-6.11: Configuration Interface

Pin Name	Register #	Bit #	Setting
P7TXD0		0	
P7TXD1		1	
P7TXD2		2	
P7TXD3		3	1
P6TXD0		4	1
P6TXD1		5	1
P6TXD2		6	1
P6TXD3		7	
LEDCLK		8	Caa Tabla
LEDVLD0	25	9	See Table- 7.25
LEDVLD1		10	7.25
nLED3		11	1
nLED2		12	1
nLED1		13	1
nLED0		14	1
P5TXD0		15	1
P5TXD1		16	1
P5TXD2		17	1
P5TXD3		18	1
P2TxD0		0	
P2TxD1		1	
P2TxD2		2	
P2TxD3		3	
P3TxD0		4	
P3TxD1	26	5	See Table-
P3TxD2	26	6	7.26
P3TxD3		7	1
P4TxD0		8	1
P4TxD1		9	1
P4TxD2		10	1
P4TxD3		11	1
P0TXD0		0	
P0TXD1		1	1
P0TXD2		2	
P0TXD3	30	3	See Table-
P1TXD0	30	4	7.30
P1TXD1		5	
P1TXD2		6	
P1TXD3		7	
P23TXD0R		0	See Appendix-
P23TXD1R	20, inside the	1	A1
P23TXD2R	Internal ARL	2	0
P23TXD3R		3	0

Other Interface (Table-6.12)

Table-6.12: Other Interface

Name	Туре	Description
CLK50	I	50 MHz clock input
nRESET	I	hardware reset
WCHDOG	0	watch dog life pulse signal
VDD	-	3.3 V power
VSS	-	ground

CLK50 should come from a clock oscillator, with 0.01% (100 ppm) accuracy.

Assertion of the nRESET pin will cause the ACD82124 to go through the power-up initialization process. All registers are set to their default value after reset.

When the ACD82124 is working properly, it will generate pulses from the WCHDOG pin continuously. It is used as a safeguard, so that in case something unexpected happens, the external watchdog circuit will reset the switch system.

VDD is 3.3V power supply. VSS is power ground.

7. REGISTER DESCRIPTION

Registers in the ACD82124 are used to define the operation mode of various function modules of the switch controller and the peripheral devices. Default values at power-on are defined by the factory. The management CPU (optional) can read the content of all registers and modify some of the registers to change the operation mode. Table-7.0 lists all the registers inside the switch controller.

INTSRC register (register 1)

The INTSRC register indicates the source of the interrupt request. Before the CPU starts to respond to an interrupt request, it should read this register to find out the interrupt source. This register is automatically cleared after each read. Table-7.1 lists all the bits of this register.

SYSERR register (register 2)

The SYSERR register indicates the presence of sys-

Table-7.1: INTSRC Register

Bit	Description	Default
0	System initialization completed	0
1	System error occurred	0
2	Port partition occurred	0
3	ARL Interrupt	0
4	Reserved	0
5	Reserved	0
6	Reserved	0
7	Reserved	0

tem errors. It is automatically cleared after each read. Table-7.2 lists all kind of system error.

Table-7.2: SYSERR Register

Bit	Description	Default
0	BIST failure indication	0
1	Reserved	0
2	Reserved	0
3	Reserved	0
4	Reserved	0
5	Reserved	0
6	Reserved	0
7	Reserved	0
8	Reserved	0

Table-7 0: Register List

ddress	Name	Туре	Size	Depth	Description
0				Reser	ved
1	INTSRC	R	8 Bit	1	Interrupt Source
2	SYSERR	R	24 Bit	1	System Error
3	PAR	R	24 Bit	1	Port Partition Indication
4	PMERR	R	24 Bit	1	PHY Management Error
5	ACT	R	24 Bit	1	Port Avtivity
6-15				Reser	ved
16	SYSCFG	R/W	16 Bit	1	System Configuration
17	INTMSK	R/W	8 Bit	1	Interrupt Mask
18	SPEED	R/W	24 Bit	1	Port Speed
19	LINK	R/W	24 Bit	1	Port Link
20	nFWD	R/W	24 Bit	1	Port Forward Disable
21	nBP	R/W	24 Bit	1	Port Back Pressure Disable
22	nPORT	R/W	24 Bit	1	Port Disable
23	PVID	R/W	4 Bit	24	Port VLAN ID
24	VPID	R/W	5 Bit	4	VLAN Dumping Port
25	POSCFG	R/W	19 Bit	1	Power-On-Strobe Configuration
26	nPAUSE	R/W	24 Bit	1	Port Pause Frame Disable
27	DPLX	R/W	24 Bit	1	Port Duplex Mode
28	RVSMII	R/W	5 Bit	1	Reversed MII Selection
29	nPM	R/W	24 Bit	1	Port PHY Management Disable
30	ERRMSK	R/W	8 Bit	1	Error Mask
31	CLKADJ	R/W	4 Bit	1	ARL Clock Delay Adjustment
32-63	PHYREG	R/W	16 Bit	24	Registers in PHY device, (REG# - 32)

PAR register (register 3)

The PAR register indicates the presence of the partitioned ports and the port ID. A port can be automatically partitioned if there is a consecutive false carrier event, an excessive collision or a jabber. This register is automatically cleared after each read. Table-7.3 lists all the bits of this register.

Table-7.3: PAR Register

Bit	Description	Default
0	0 - Port 0 not partitioned.	
U	1 - Port 0 partitioned.	
1	0 - Port 1 not partitioned.	
	1 - Port 1 partitioned.	
2	0 - Port 2 not partitioned.	
	1 - Port 2 partitioned.	
3	0 - Port 3 not partitioned.	
3	1 - Port 3 partitioned.	
4	0 - Port 4 not partitioned.	
	1 - Port 4 partitioned.	
5	0 - Port 5 not partitioned.	
	1 - Port 5 partitioned.	
6	0 - Port 6 not partitioned.	
	1 - Port 6 partitioned.	
7	0 - Port 7 not partitioned.	
	1 - Port 7 partitioned.	
8	0 - Port 8 not partitioned.	
	1 - Port 8 partitioned.	
9	0 - Port 9 not partitioned.	
	1 - Port 9 partitioned.	
10	0 - Port 10 not partitioned.	
	1 - Port 10 partitioned.	
11	0 - Port 11 not partitioned.	
	1 - Port 11 partitioned.	0
12	0 - Port 12 not partitioned.	
	1 - Port 12 partitioned.	
13	0 - Port 13 not partitioned.	
	1 - Port 13 partitioned.	
14	0 - Port 14 not partitioned.	
	1 - Port 14 partitioned.	
15	0 - Port 15 not partitioned.	
	1 - Port 15 partitioned.	
16	0 - Port 16 not partitioned.	
	1 - Port 16 partitioned.	
17	0 - Port 17 not partitioned.	
	1 - Port 17 partitioned.	
18	0 - Port 18 not partitioned.	
	1 - Port 18 partitioned.	
19	0 - Port 19 not partitioned.	
	1 - Port 19 partitioned.	
20	0 - Port 20 not partitioned. 1 - Port 20 partitioned.	
	·	
21	0 - Port 21 not partitioned. 1 - Port 21 partitioned.	
	0 - Port 22 not partitioned.	
22	1 - Port 22 partitioned.	
	0 - Port 23 not partitioned.	
23	1 - Port 23 partitioned.	
1	i i on zo partitioned.	i

PMERR register (register 4)

The PMERR register indicates the presence of PHYs that have failed to respond to the PHY Management command issued through the MDIO line. This register is automatically cleared after each read. Table-7.4 describes all the bit of this register.

Table-7.4: PMERR Register

<u>Table</u>	-7.4: PMERR Register	_
Bit	Description	Default
0	0 - Port 0 PHY responded	
	1 - Port 0 PHY failed to respond	
1	0 - Port 1 PHY responded	
•	1 - Port 1 PHY failed to respond	
2	0 - Port 2 PHY responded	
	1 - Port 2 PHY failed to respond	
3	0 - Port 3 PHY responded	
	1 - Port 3 PHY failed to respond	
4	0 - Port 4 PHY responded	
'	1 - Port 4 PHY failed to respond	
5	0 - Port 5 PHY responded	
	1 - Port 5 PHY failed to respond	
6	0 - Port 6 PHY responded	
	1 - Port 6 PHY failed to respond	
7	0 - Port 7 PHY responded	
'	1 - Port 7 PHY failed to respond	
8	0 - Port 8 PHY responded	
	1 - Port 8 PHY failed to respond	
9	0 - Port 9 PHY responded	
	1 - Port 9 PHY failed to respond	
10	0 - Port 10 PHY responded	
10	1 - Port 10 PHY failed to respond	
11	0 - Port 11 PHY responded	
• • •	1 - Port 11 PHY failed to respond	_ o
12	0 - Port 12 PHY responded	
	1 - Port 12 PHY failed to respond	
13	0 - Port 13 PHY responded	
	1 - Port 13 PHY failed to respond	
14	0 - Port 14 PHY responded	
	1 - Port 14 PHY failed to respond	
15	0 - Port 15 PHY responded	
	1 - Port 15 PHY failed to respond	
16	0 - Port 16 PHY responded	
	1 - Port 16 PHY failed to respond	
17	0 - Port 17 PHY responded	
	1 - Port 17 PHY failed to respond	
18	0 - Port 18 PHY responded	
	1 - Port 18 PHY failed to respond	
19	0 - Port 19 PHY responded	
	1 - Port 19 PHY failed to respond	
20	0 - Port 20 PHY responded	
	1 - Port 20 PHY failed to respond	
21	0 - Port 21 PHY responded	
	1 - Port 21 PHY failed to respond	4
22	0 - Port 22 PHY responded	
	1 - Port 22 PHY failed to respond	\dashv
23	0 - Port 23 PHY responded	www.Data
	1 - Port 23 PHY failed to respond	

ACT register (register 5)

The ACT register indicates the presence of transmit or receive activities of each port since the register was last read. This register is automatically cleared after each read. Table-7.5 describes all the bits of this register.

Table-7.5: ACT Register

Bit	Description	Default
0	0 - Port 0 no activity	
	1 - Port 0 has activity	
1	0 - Port 1 no activity	
	1 - Port 1 has activity	
2	0 - Port 2 no activity	
	1 - Port 2 has activity	
3	0 - Port 3 no activity	
	1 - Port 3 has activity	
4	0 - Port 4 no activity	
	1 - Port 4 has activity	
5	0 - Port 5 no activity	
	1 - Port 5 has activity	
6	0 - Port 6 no activity	
	1 - Port 6 has activity 0 - Port 7 no activity	
7	,	
	1 - Port 7 has activity 0 - Port 8 no activity	
8	1 - Port 8 has activity	
	0 - Port 9 no activity	
9	1 - Port 9 has activity	
	0 - Port 10 no activity	
10	1 - Port 10 has activity	
	0 - Port 11 no activity	
11	1 - Port 11 has activity	_
	0 - Port 12 no activity	0
12	1 - Port 12 has activity	
40	0 - Port 13 no activity	
13	1 - Port 13 has activity	
14	0 - Port 14 no activity	
14	1 - Port 14 has activity	
15	0 - Port 15 no activity	
15	1 - Port 15 has activity	
16	0 - Port 16 no activity	
10	1 - Port 16 has activity	
17	0 - Port 17 no activity	
_ ' <i>'</i>	1 - Port 17 has activity	
18	0 - Port 18 no activity	
	1 - Port 18 has activity	
19	0 - Port 19 no activity	
	1 - Port 19 has activity	
20	0 - Port 20 no activity	
<u> </u>	1 - Port 20 has activity	
21	0 - Port 21 no activity	
<u> </u>	1 - Port 21 has activity	
22	0 - Port 22 no activity	
<u> </u>	1 - Port 22 has activity	
23	0 - Port 23 no activity	
<u> </u>	1 - Port 23 has activity	

SYSCFG register (register 16)

The SYSCFG register specifies certain system configurations. The system options are described in the chapter of "Function Description." Table-7.16 describes all the bit of this register.

Bit	ole-7.16: SYSCFG Register Description	Default	
5	0 - BIST enabled;	0	
	1 - BIST disabled.		
1	0 - Spanning Tree support disabled;	0	
	1 - Spanning Tree support enabled		
2	Reserved.	0	
3	Reserved.	0	
1	Reserved.	0	
5	0 - wait for CPU.	0	
	1 - system ready to start		()
	*This bit is used by the CPU when bit-15 of		
	register-25 is set as "0" (for system with		7
	control CPU). The system will wait for CPU		
	to set this bit.		
3	0 - PHY Management not completed	0	INTRODUCTORY
	 PHY Management completed. 		
	*This bit is used by the CPU when bit-15 of		
	register-25 is set as "0" (for system with a		
	control CPU). The MAC will not start until this		2
	bit is set sy the CPU.		
7	0 - Watchdog function enabled.	0	
	1 - Watchdog function disabled.		
3	0 - Secure VLAN checking rule enforced.	0	خ
_	1 - Leaky VLAN checking rule enforced.		uce. Use under Non-Disclosure Agreement only.
)	0 - Rising edge of RXCLK to latch data.	0	ent
	1 - Falling edge of RXCLK to latch data.)We
_	*For Reversed MII port only.)rec
0	0 - Late Back-Pressure scheme disabled	0	Aç
	1 - Late Back-Pressure scheme enabled		iure
	*When enabled, the MAC will generate back-		soj:
4	pressure only after reading the first bit of DA		isc
1	0 - special handling of broadcast frames	0	J-u
	disabled		8
	1 - special handling of broadcast frames		der
	enabled		ŭ
	*When enabled, all broadcast frames from		Jse
	non-CPU port are forwarded to the CPU port		e. L
	only, and all broadcast frames from the CPU port are forwarded to all other ports.		nc
+	Software Book "1" to start a system reset to		roc
2	Software Reset: "1" to start a system reset to innitialize all state machines.	0	Зер
+	Hardware Reset: "1" to stop the life pulse on		ot I
	the watchdog pin, which in turn will trigger the		0 N
3	external watchdog circuitry to reset the whole		AGD Confidential. Do Not Reproduce
	evetom		ıtia
4	system. Reserved	0	der
5	Reserved	0	ınfi
<u> </u>	1 COOR VOL	U	္မ
	10110	w Data9	Sheet 4H.co

INTMSK register (register 17)

The INTMSK register defines the valid interrupt sources allowed to assert interrupt request pin. Table-7.17 lists all the bits of this register.

Table-7.17: INTMSK Register

Bit	Description	Default
	Enable "system initialization	1
U	completion" to interrupt	1
1	Enable "internal system error"	1
'	to interrupt	I
2	Enable "port partition event"	1
	to interrupt	I
3	Reserved	1
4	Reserved	1
5	Reserved	1
6	Reserved	1
7	Reserved	1

SPEED register (register 18)

The SPEED register specifies or indicates the speed rate of each port. It is read-only, unless the bit-12 of register-25 is set (through POS to disable automatic PHY management). At read-only mode, it indicates the speed achieved through PHY management. At the write-able mode, the control CPU will be able to assign speed rate for each port. Table-7.18 describes all the bit of this register.

LINK register (register 19)

The LINK register specifies or indicates the link status of each port. It is read-only, unless bit-12 of register-25 is set (through POS, to disable automatic PHY management). At read-only mode, it indicates the result achieved by PHY management. At write-able mode,

Table-7.18: SPEED Register

Bit	7.18: SPEED Register Description	Default
Dit	0 - Port 0 at 10 Mbps	Delauli
0	1 - Port 0 at 10 Mbps	
	0 - Port 1 at 10 Mbps	
1	1 - Port 1 at 10 Mbps	
	0 - Port 2 at 10 Mbps	
2		
	1 - Port 2 at 100 Mbps	
3	0 - Port 3 at 10 Mbps	
	1 - Port 3 at 100 Mbps	
4	0 - Port 4 at 10 Mbps	
	1 - Port 4 at 100 Mbps	
5	0 - Port 5 at 10 Mbps	
	1 - Port 5 at 100 Mbps	
6	0 - Port 6 at 10 Mbps	
	1 - Port 6 at 100 Mbps	
7	0 - Port 7 at 10 Mbps	
	1 - Port 7 at 100 Mbps	
8	0 - Port 8 at 10 Mbps	
	1 - Port 8 at 100 Mbps	
9	0 - Port 9 at 10 Mbps	
	1 - Port 9 at 100 Mbps	
10	0 - Port 10 at 10 Mbps	
	1 - Port 10 at 100 Mbps	
11	0 - Port 11 at 10 Mbps	
	1 - Port 11 at 100 Mbps	0
12	0 - Port 12 at 10 Mbps	
	1 - Port 12 at 100 Mbps	
13	0 - Port 13 at 10 Mbps	
	1 - Port 13 at 100 Mbps	
14	0 - Port 14 at 10 Mbps	
	1 - Port 14 at 100 Mbps	
15	0 - Port 15 at 10 Mbps	
	1 - Port 15 at 100 Mbps	
16	0 - Port 16 at 10 Mbps	
	1 - Port 16 at 100 Mbps	
17	0 - Port 17 at 10 Mbps	
	1 - Port 17 at 100 Mbps	
18	0 - Port 18 at 10 Mbps	
	1 - Port 18 at 100 Mbps	
19	0 - Port 19 at 10 Mbps	
	1 - Port 19 at 100 Mbps	
20	0 - Port 20 at 10 Mbps	
	1 - Port 20 at 100 Mbps	
21	0 - Port 21 at 10 Mbps	
	1 - Port 21 at 100 Mbps	
22	0 - Port 22 at 10 Mbps	
	1 - Port 22 at 100 Mbps	
23	0 - Port 23 at 10 Mbps	
	1 - Port 23 at 100 Mbps	1

the control CPU can assign link status for each port. Table-7.19 describes all the bit of this register.

nFWD register (register 20)

The nFWD register defines the forwarding mode of each port. Under *forwarding* mode, a port can forward

Table-7.19: LINK Register

Bit	Description	Default
	0 - Port 0 link not established	
0	1 - Port 0 link established	
	0 - Port 1 link not established	
1	1 - Port 1 link established	
	0 - Port 2 link not established	
2	1 - Port 2 link established	
	0 - Port 3 link not established	
3	1 - Port 3 link established	
4	0 - Port 4 link not established	
4	1 - Port 4 link established	
5	0 - Port 5 link not established	
)	1 - Port 5 link established	
6	0 - Port 6 link not established	
0	1 - Port 6 link established	
7	0 - Port 7 link not established	
	1 - Port 7 link established	
0	0 - Port 8 link not established	
8	1 - Port 8 link established	
9	0 - Port 9 link not established	
9	1 - Port 9 link established	
10	0 - Port 10 link not established	
10	1 - Port 10 link established	
11	0 - Port 11 link not established	
11	1 - Port 11 link established	0
12	0 - Port 12 link not established	
12	1 - Port 12 link established	
13	0 - Port 13 link not established	
13	1 - Port 13 link established	
14	0 - Port 14 link not established	
	1 - Port 14 link established	
15	0 - Port 15 link not established	
-10	1 - Port 15 link established	
16	0 - Port 16 link not established	
	1 - Port 16 link established	
17	0 - Port 17 link not established	
	1 - Port 17 link established	
18	0 - Port 18 link not established	
	1 - Port 18 link established	
19	0 - Port 19 link not established	
	1 - Port 19 link established	
20	0 - Port 20 link not established	
	1 - Port 20 link established	
21	0 - Port 21 link not established	
	1 - Port 21 link established	
22	0 - Port 22 link not established	
<u> </u>	1 - Port 22 link established	
23	0 - Port 23 link not established	
	1 - Port 23 link established	

all frames. Under *block-and-listen* mode, a port will not forward regular frames, except BPDU frames. If the spanning tree algorithm discovers redundant links, the control CPU will allow only one link remaining in *forwarding* mode and force all other links into *block-and-listen* mode. Setting the associated bit in this register will put the port into *block-and-listen* mode. Table-7.20 describes all the bit of this register.

Table-7.20: nFWD Register

Bit	Pagarintian	Default
DI	Description On the form and the second of th	Default
0	0 - Port 0 in forwarding state	
	1 - Port 0 in block-and-listen state	
1	0 - Port 1 in forwarding state	
	1 - Port 1 in block-and-listen state	
2	0 - Port 2 in forwarding state	
	1 - Port 2 in block-and-listen state	
3	0 - Port 3 in forwarding state	
3	1 - Port 3 in block-and-listen state	
4	0 - Port 4 in forwarding state	
4	1 - Port 4 in block-and-listen state	
_	0 - Port 5 in forwarding state	
5	1 - Port 5 in block-and-listen state	
_	0 - Port 6 in forwarding state	
6	1 - Port 6 in block-and-listen state	
	0 - Port 7 in forwarding state	
7	1 - Port 7 in block-and-listen state	
	0 - Port 8 in forwarding state	
8	1 - Port 8 in block-and-listen state	
	0 - Port 9 in forwarding state	
9	1 - Port 9 in block-and-listen state	
	0 - Port 10 in forwarding state	
10		
	1 - Port 10 in block-and-listen state	
11	0 - Port 11 in forwarding state	
	1 - Port 11 in block-and-listen state	0
12	0 - Port 12 in forwarding state	
	1 - Port 12 in block-and-listen state	
13	0 - Port 13 in forwarding state	
	1 - Port 13 in block-and-listen state	
14	0 - Port 14 in forwarding state	
	1 - Port 14 in block-and-listen state	
15	0 - Port 15 in forwarding state	
	1 - Port 15 in block-and-listen state	
16	0 - Port 16 in forwarding state	
10	1 - Port 16 in block-and-listen state	
17	0 - Port 17 in forwarding state	
17	1 - Port 17 in block-and-listen state	
18	0 - Port 18 in forwarding state	
10	1 - Port 18 in block-and-listen state	
10	0 - Port 19 in forwarding state	
19	1 - Port 19 in block-and-listen state	
00	0 - Port 20 in forwarding state	
20	1 - Port 20 in block-and-listen state	
	0 - Port 21 in forwarding state	
21	1 - Port 21 in block-and-listen state	
	0 - Port 22 in forwarding state	
22	1 - Port 22 in block-and-listen state	
	0 - Port 23 in forwarding state	
23	1 - Port 23 in block-and-listen state	w.DataS
	1 - POIT 23 III DIOCK-AND-IISTEN STATE	S. ACC. 165-749-725.

nBP register (register 21)

The nBP register defines back-pressure flow control capability for each port. Table-7.21 describes all the bit of this register.

nPORT register (register 22)

The nPORT register is used to isolate ports from the network. Setting the associated bit in this register will stop a port from receiving or transmitting any frame. Table-7.22 describes all the bits of this register.

Tab	Table-7.21: nBP Register				
Bit	Description	Defau			
0	0 - Port 0 back-pressure scheme enabled				
	1 - Port 0 back-pressure scheme disabled				
1	0 - Port 1 back-pressure scheme enabled				
L'	1 - Port 1 back-pressure scheme disabled				
2	0 - Port 2 back-pressure scheme enabled				
	1 - Port 2 back-pressure scheme disabled				
3	0 - Port 3 back-pressure scheme enabled				
	1 - Port 3 back-pressure scheme disabled				
4	0 - Port 4 back-pressure scheme enabled				
<u>'</u>	1 - Port 4 back-pressure scheme disabled				
5	0 - Port 5 back-pressure scheme enabled				
Ľ	1 - Port 5 back-pressure scheme disabled				
6	0 - Port 6 back-pressure scheme enabled				
Ľ	1 - Port 6 back-pressure scheme disabled				
7	0 - Port 7 back-pressure scheme enabled				
	1 - Port 7 back-pressure scheme disabled				
8	0 - Port 8 back-pressure scheme enabled				
Ľ	1 - Port 8 back-pressure scheme disabled				
9	0 - Port 9 back-pressure scheme enabled				
Ľ	1 - Port 9 back-pressure scheme disabled				
10	0 - Port 10 back-pressure scheme enabled				
	1 - Port 10 back-pressure scheme disabled				
111	0 - Port 11 back-pressure scheme enabled				
L.,	1 - Port 11 back-pressure scheme disabled	0			
12	0 - Port 12 back-pressure scheme enabled				
	1 - Port 12 back-pressure scheme disabled				
13	0 - Port 13 back-pressure scheme enabled				
	1 - Port 13 back-pressure scheme disabled				
14	0 - Port 14 back-pressure scheme enabled				
	1 - Port 14 back-pressure scheme disabled				
15	0 - Port 15 back-pressure scheme enabled				
	1 - Port 15 back-pressure scheme disabled				
16	0 - Port 16 back-pressure scheme enabled				
	1 - Port 16 back-pressure scheme disabled				
17	0 - Port 17 back-pressure scheme enabled				
	1 - Port 17 back-pressure scheme disabled				
18	0 - Port 18 back-pressure scheme enabled				
	1 - Port 18 back-pressure scheme disabled	1			
19	0 - Port 19 back-pressure scheme enabled				
	1 - Port 19 back-pressure scheme disabled	1			
20	0 - Port 20 back-pressure scheme enabled				
	1 - Port 20 back-pressure scheme disabled				
21	0 - Port 21 back-pressure scheme enabled				
	1 - Port 21 back-pressure scheme disabled				
22	0 - Port 22 back-pressure scheme enabled				
<u> </u>	1 - Port 22 back-pressure scheme disabled				
23	0 - Port 23 back-pressure scheme enabled				
L	1 - Port 23 back-pressure scheme disabled				

Table-7.22: nPort Register

I able	7.22: nPort Register	
Bit	Description	Default
0	0 - Port 0 enabled	
U	1 - Port 0 disabled	
4	0 - Port 1 enabled	1
1	1 - Port 1 disabled	
	0 - Port 2 enabled	1
2	1 - Port 2 disabled	
	0 - Port 3 enabled	1
3	1 - Port 3 disabled	
	0 - Port 4 enabled	1
4	1 - Port 4 disabled	
_	0 - Port 5 enabled	1
5	1 - Port 5 disabled	
	0 - Port 6 enabled	1
6	1 - Port 6 disabled	
	0 - Port 7 enabled	1 1
7	1 - Port 7 disabled	
	0 - Port 8 enabled	1
8	1 - Port 8 disabled	
	0 - Port 9 enabled	1
9	1 - Port 9 disabled	
	0 - Port 10 enabled	1
10	1 - Port 10 disabled	
	0 - Port 11 enabled	1
11	1 - Port 11 disabled	
	0 - Port 12 enabled	0
12	1 - Port 12 disabled	
	0 - Port 13 enabled	1
13	1 - Port 13 disabled	
	0 - Port 14 enabled	1
14	1 - Port 14 disabled	
	0 - Port 15 enabled	1 1
15	1 - Port 15 disabled	
	0 - Port 16 enabled	1 l
16	1 - Port 16 disabled	
	0 - Port 17 enabled	1
17	1 - Port 17 disabled	
	0 - Port 18 enabled	1
18	1 - Port 18 disabled	
	0 - Port 19 enabled	1 1
19	1 - Port 19 disabled	
	0 - Port 20 enabled	1 1
20	1 - Port 20 disabled	
	0 - Port 20 disabled	1
21		
	1 - Port 21 disabled 0 - Port 22 enabled	- I
22		
	1 - Port 22 disabled 0 - Port 23 enabled	-
23	Tr.	www.DataSh
	1 - Port 23 disabled	

PVID registers (register 23)

The PVID registers assign VLAN IDs for each port. There are 24 PVID registers, one for each port. A PVID consists of 4 bits, each corresponding to one of the 4 VLANs. A port can belong to more than one VLAN at the same time. Table-7.23 describes the bits of one of the registers.

Table-7.23: PVID Registers (24 registers)

Bit	Description	Default
0	0 - port not in VLAN-I.	1
	1 - port in VLAN-I.	
1	0 - port not in VLAN-II.	0
	1 - port in VLAN-II.	
2	0 - port not in VLAN-III.	0
	1 - port in VLAN-III.	
3	0 - port not in VLAN-IV.	0
	1 - port in VLAN-IV.	

VPID registers (register 24)

The VPID registers specify the dumping port for each VLAN. There are 4 VPID 5-bit registers, one for each VLAN. A valid VPID are "0" through "23" (other values are reserved and should not used). Table-7.24 describes the bits one of the registers.

Table-7.24: VPID Registers (4 registers)

Bit	Description	Default
4:0	Dumping port ID for VLAN-1	"00000"
4:0	Dumping port ID for VLAN-2	"11111"
4:0	Dumping port ID for VLAN-3	dumping port
4:0	Dumping port ID for VLAN-4	not defined

Table-7.25: POSCFG Register

Bit	7.25: POSCFG Register Descrip	otion	Default	
3:0	8 timing adjustment levels for SRAM Read data latchi		0000	124
0.0	0000 - no delay	.9.		821
	0001 - level 1 delay			G)
	0011 - level 2 delay			t: A
	0101 - level 3 delay			Data Sheet: ACD82124
	0111 - level 4 delay			a S
	1001 - level 5 delay			Dat
	1011 - level 6 delay			
	1101 - level 7 delay			
	1111 - level 8 delay			
4	0 - Absolute address mode: 1 row of 512K words, nC	S2=ADDR17, nCS3=ADDR18	0	
	1 - Chip-Select address mode: 4 rows of 128K words	, nCS[3:0] to select 4 rows of memory		
6:5	SRAM size selection:		000	
	00 - 64K words			
	01 - 128K words			
	10 - 256k words			
	11 - 512K words			
7	0 - Long Event defined as frame longer than 1518 byte		0	
	1 - Long Event defined as frame longer than 1530 byte			INTRODUCTOR
8	0 - Frames with unknown DA forwarded to the dumpir	ng port.	0	
	1 - Frames with unknown DA forwarded to all ports.			\boldsymbol{Z}
9	0 - Internal ARL selected (2K MAC address entry).		0	
	1 - External ARL selected (11K MAC address entry).			
10	0 - PHY IDs start from 1, range from 1 to 24.		0	
	1 - PHY IDs start from 4, range from 4 to 27.			
11	0 - Re-transmit after excessive collision.		0	
40	1 - Drop after excessive collision.			
12	0 - Automatic PHY Management enabled		0	
	1 - Automatic PHY Management disabled: the control	CPU need to update the SPEED, LINK, DPLX and		
40	nPAUSE registers			
13	0 - Rising edge of RxClk triggering for regular MII ports		0	
11	0 - Falling edge of RxClk triggering for regular Mll ports	5	0	re Agreement only.
14	Sysem errors will trigger software reset			t o
15	1 - Sysem errors will trigger hardware reset 0 - System start itself without a control CPU		0	nen
13	1 - System start after system-ready bit in register-16 i	s sat by the central CDLI		эеu
	2-bit device ID for UART communication. The device			\gr
17:16	matching ID	esponses only to OAIXT commands with	00	je je
18	0 - Rising edge of ARLCLK to latch ARLDI.		0	nsa
10	1 - Falling edge of ARLCLK to latch ARLDI.			sclo
	1 - 1 aming eage of AIREOLIX to later AIRED.			Dis
POSCI	FG register (register 25)	default value of FdCfg is determined by P		ae AGD Confidential. Do Not Reproduce. Use under Non-Disclosu a
. 5501		Pull-Low status of the hardware pins show	ייווו ומטופ-	3
The Dr	OSCFG register specifies a certain configura-	26.		Usk
	ting for the switch system. The default values of			ë ë
	ister can be changed through pull-up/pull-down	DDI V va giota v (na nieta v 07)		ğα
		DPLX register (register 27)		pro
	cific pins, as described in the "Configuration ce" section of the "Interface Description" chap-	The DDI Versal to 10 to		Re
		The DPLX register specifies or indicates the		Not
ıeı. ial	ble-7.25 describes all the bit of this register.	duplex mode of each of the 12 even-numb		90
		(port 0, 2, 4, 20 and 22). It is read-only,		al. 1
-4	a sister (register 20)	12 of register-25 is set (through POS, to dis		'ntí
<u>⊢a⊨n r</u>	egister (<i>register 26</i>)	matic PHY management). At read-only mo		fide
		cates the result achieved by the PHY manag		<u>o</u>
	egister is used to specify if an even numbered	write-able mode, the control CPU can ass		O
port ha	s been connected as a full duplex port. The	duplex or full-duplex mode for each of the	12 even-	CC148.CUIII
		-		•
			23	
			=	
com				
com				

POSCFG register (register 25)

FdEn register (register 26)

Table-7.26: FdEn Register

Bit	Description	Default
0	0 - Port 0 & 1 each in Half-Duplex mode	
U	1 - Port 0 & 1 paired into ONE Full-Duplex-Capable port	
1	0 - Port 2 & 3 each in Half-Duplex mode	
'	1 - Port 2 & 3 paired into ONE Full-Duplex-Capable port	
2	0 - Port 4 & 5 each in Half-Duplex mode	
	1 - Port 4 & 5 paired into ONE Full-Duplex-Capable port	
3	0 - Port 6 & 7 each in Half-Duplex mode	
3	1 - Port 6 & 7 paired into ONE Full-Duplex-Capable port	
4	0 - Port 8 & 9 each in Half-Duplex mode	
4	1 - Port 8 & 9 paired into ONE Full-Duplex-Capable port	
5	0 - Port 10 & 11 each in Half-Duplex mode	
3	1 - Port 10 & 11 paired into ONE Full-Duplex-Capable port	0
6	0 - Port 12 & 13 each in Half-Duplex mode	
0	1 - Port 12 & 13 paired into ONE Full-Duplex-Capable port	
7	0 - Port 14 & 15 each in Half-Duplex mode	
	1 - Port 14 & 15 paired into ONE Full-Duplex-Capable port	
8	0 - Port 16 & 17 each in Half-Duplex mode	
0	1 - Port 16 & 17 paired into ONE Full-Duplex-Capable port	
9	0 - Port 18 & 19 each in Half-Duplex mode	
9	1 - Port 18 & 19 paired into ONE Full-Duplex-Capable port	
10	0 - Port 20 & 21 each in Half-Duplex mode	
	1 - Port 20 & 21 paired into ONE Full-Duplex-Capable port	
11	0 - Port 22 & 23 each in Half-Duplex mode	
''	1 - Port 22 & 23 paired into ONE Full-Duplex-Capable port	

it	Description	Default
)	0 - Port 0 & 1 run as TWO independant Half-Duplex ports	
,	1 - Port 0 & 1 pair run as ONE Full-Duplex port	
	0 - Port 2 & 3 run as TWO independant Half-Duplex ports	
	1 - Port 2 & 3 pair run as ONE Full-Duplex port	
	0 - Port 4 & 5 run as TWO independant Half-Duplex ports	
2	1 - Port 4 & 5 pair run as ONE Full-Duplex port	
	0 - Port 6 & 7 run as TWO independant Half-Duplex ports	
	1 - Port 6 & 7 pair run as ONE Full-Duplex port	
	0 - Port 8 & 9 run as TWO independant Half-Duplex ports	
	1 - Port 8 & 9 pair run as ONE Full-Duplex port	
5	0 - Port 10 & 11 run as TWO independant Half-Duplex ports	
	1 - Port 10 & 11 pair run as ONE Full-Duplex port	0
	0 - Port 12 & 13 run as TWO independant Half-Duplex ports	
6	1 - Port 12 & 13 pair run as ONE Full-Duplex port	
	0 - Port 14 & 15 run as TWO independant Half-Duplex ports	
7	1 - Port 14 & 15 pair run as ONE Full-Duplex port	
	0 - Port 16 & 17 run as TWO independant Half-Duplex ports	
	1 - Port 16 & 17 pair run as ONE Full-Duplex port	
	0 - Port 18 & 19 run as TWO independant Half-Duplex ports	
	1 - Port 18 & 19 pair run as ONE Full-Duplex port	
	0 - Port 20 & 21 run as TWO independant Half-Duplex ports	
	1 - Port 20 & 21 pair run as ONE Full-Duplex port	
1	0 - Port 22 & 23 run as TWO independant Half-Duplex ports	
	1 - Port 22 & 23 pair run as ONE Full-Duplex port	

number ports. Table-7.27 describes all the bits of this register.

RVSMII register (register 28)

The RVSMII register defines the reversed MII mode for each port. Table-7.28 describes all the bits of this register.

Table-7.28: RVSMII register

1 4 5 1	e-7.20. N v Sivili registei	
Bit	Description	Default
0	0 - Port 0 under normal MII mode	0
	1 - Port 0 under reversed MII mode	
1	0 - Port 1under normal Mll mode	0
	1 - Port 1 under reversed Mll mode	
2	0 - Port 2 under normal MII mode	0
	1 - Port 2under reversed MII mode	
3	0 - Port 3 under normal MII mode	0
	1 - Port 3 under reversed MII mode	
4	0 - Port 4 under normal MII mode	0
	1 - Port 4 under reversed MII mode	
5	1 - Port 5 under normal MII mode	0
	2 - Port 5 under reversed MII mode	
6	1 - Port 6 under normal MII mode	0
	2 - Port 6 under reversed MII mode	
7	1 - Port 7 under normal MII mode	0
	2 - Port 7 under reversed MII mode	
8	1 - Port 22 under normal MII mode	0
	2 - Port 22 under reversed MII mode	
9	1 - Port 23 under normal MII mode	0
	2 - Port 23 under reversed MII mode	

nPM register (register 29)

The nPM register indicates the automatic PHY management capability of each port. If a bit is set in this register, the corresponding SPEED, LINK, DPLX, and nPAUSE status registers of a port will remain unchanged. Table-7.29 describes all the bits of this register.

14	ort 0 status update enabled ort 1 status update enabled ort 1 status update disabled ort 2 status update disabled ort 3 status update disabled ort 4 status update disabled ort 5 status update disabled ort 5 status update disabled ort 6 status update disabled ort 6 status update disabled ort 7 status update disabled ort 7 status update disabled ort 8 status update disabled ort 8 status update disabled ort 10 status update disabled ort 11 status update disabled ort 12 status update disabled ort 13 status update disabled ort 13 status update disabled ort 13 status update disabled ort 14 status update disabled ort 15 status update disabled ort 17 status update disabled ort 18 status update disabled ort 17 status update disabled ort 18 status update disabled ort 19 status update disabled ort 18 status update disabled ort 19 status update disabled ort 11 status update disabled ort 12 status update disabled ort 13 status update disabled ort 14 status update disabled ort 15 status update disabled ort 17 status update disabled ort 18 status update disabled ort 19 status update disabled ort 20 status update disabled ort 21 status update enabled ort 22 status update disabled ort 22 status update disabled ort 23 status update enabled ort	<u>Table</u>	e-7.29: nPM Register		
1 - Port 0 status update disabled 1 - Port 1 status update enabled 1 - Port 1 status update enabled 1 - Port 2 status update enabled 1 - Port 2 status update enabled 1 - Port 3 status update enabled 1 - Port 3 status update enabled 1 - Port 3 status update enabled 1 - Port 4 status update enabled 1 - Port 4 status update enabled 1 - Port 5 status update enabled 1 - Port 5 status update enabled 1 - Port 6 status update disabled 0 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update disabled 0 - Port 10 status update enabled 1 - Port 10 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 18 status update enabled 1 - Port 19 status update enabled 1 - Port 10 status update enabled 1 - Port 15 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update enabled ont 7 status update enabled ont 8 status update disabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 11 status update enabled ont 11 status update enabled ont 12 status update disabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enabled ont 19 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update en	Bit		Default	4
1 - Port 0 status update disabled 1 - Port 1 status update enabled 1 - Port 1 status update disabled 2	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update disabled ont 7 status update enabled ont 8 status update disabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update disabled ont 12 status update enabled ont 13 status update enabled ont 13 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enabled ont 19 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update e	0	0 - Port 0 status update enabled		212
1 - Port 1 status update disabled 2 0 - Port 2 status update enabled 1 - Port 3 status update enabled 1 - Port 3 status update enabled 1 - Port 4 status update enabled 1 - Port 4 status update enabled 1 - Port 5 status update enabled 1 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update enabled 1 - Port 9 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 18 status update enabled 1 - Port 19 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update disabled ont 7 status update enabled ont 8 status update enabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 12 status update enabled ont 13 status update enabled ont 13 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update ena	Ů	1 - Port 0 status update disabled		D8.
1 - Port 1 status update disabled 0 - Port 2 status update enabled 1 - Port 3 status update enabled 1 - Port 3 status update enabled 1 - Port 4 status update enabled 1 - Port 4 status update enabled 1 - Port 5 status update enabled 1 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update enabled 1 - Port 9 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 18 status update enabled 1 - Port 19 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 15 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update enabled ont 7 status update enabled ont 8 status update enabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 12 status update enabled ont 13 status update enabled ont 13 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enabled ont 19 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enab	1	•		AC
1 - Port 2 status update disabled 1 - Port 3 status update enabled 1 - Port 4 status update enabled 1 - Port 4 status update enabled 1 - Port 5 status update enabled 1 - Port 6 status update enabled 1 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 11 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update enabled ont 7 status update disabled ont 8 status update enabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 12 status update enabled ont 13 status update enabled ont 13 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enabled ont 19 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update ena	'	1 - Port 1 status update disabled		et:
3	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update disabled ont 7 status update enabled ont 8 status update enabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enabled ont 19 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update ena	2	0 - Port 2 status update enabled		She
1 - Port 3 status update disabled 1 - Port 4 status update enabled 1 - Port 4 status update enabled 1 - Port 5 status update enabled 1 - Port 5 status update enabled 1 - Port 6 status update enabled 1 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update enabled 1 - Port 9 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update enabled	and 3 status update disabled ont 4 status update enabled ont 5 status update enabled ont 5 status update enabled ont 6 status update enabled ont 7 status update disabled ont 7 status update enabled ont 8 status update enabled ont 8 status update enabled ont 9 status update enabled ont 10 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update enabled ont 19 status update enabled ont 10 status update enabled ont 11 status update enabled ont 12 status update enabled ont 13 status update enabled ont 14 status update enabled ont 15 status update enabled ont 16 status update enabled ont 17 status update enabled ont 18 status update enabled ont 19 status update ena		1 - Port 2 status update disabled		ıta (
4 0 - Port 4 status update enabled 1 - Port 4 status update enabled 1 - Port 5 status update enabled 1 - Port 5 status update enabled 1 - Port 6 status update enabled 1 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update enabled 1 - Port 9 status update enabled 1 - Port 10 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update enabled	ort 4 status update enabled ort 5 status update enabled ort 5 status update enabled ort 6 status update enabled ort 7 status update enabled ort 8 status update enabled ort 8 status update enabled ort 9 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled	2	0 - Port 3 status update enabled		De
1 - Port 4 status update disabled 1 - Port 5 status update enabled 1 - Port 5 status update disabled 0 - Port 6 status update enabled 1 - Port 6 status update disabled 7 0 - Port 7 status update disabled 8 0 - Port 8 status update disabled 9 0 - Port 9 status update enabled 1 - Port 9 status update disabled 9 0 - Port 10 status update enabled 1 - Port 10 status update disabled 10 0 - Port 11 status update disabled 11 0 - Port 11 status update disabled 12 0 - Port 12 status update disabled 13 0 - Port 13 status update enabled 14 0 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 17 0 - Port 17 status update disabled 18 0 - Port 19 status update disabled 19 0 - Port 10 status update enabled 10 0 - Port 11 status update enabled 11 0 - Port 12 status update disabled 12 0 - Port 13 status update enabled 14 0 - Port 14 status update enabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 17 0 - Port 17 status update enabled	ort 4 status update disabled ort 5 status update enabled ort 6 status update enabled ort 7 status update enabled ort 8 status update enabled ort 8 status update enabled ort 9 status update disabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled	3			
1 - Port 4 status update disabled 0 - Port 5 status update enabled 1 - Port 6 status update enabled 1 - Port 6 status update enabled 1 - Port 7 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update disabled 0 - Port 10 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 18 status update enabled 1 - Port 19 status update enabled 1 - Port 10 status update enabled	ort 5 status update enabled ort 6 status update enabled ort 6 status update enabled ort 7 status update enabled ort 8 status update enabled ort 8 status update enabled ort 9 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 12 status update enabled ort 13 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 19 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled	,	0 - Port 4 status update enabled		
1 - Port 5 status update disabled 0 - Port 6 status update enabled 1 - Port 6 status update disabled 0 - Port 7 status update enabled 1 - Port 7 status update enabled 1 - Port 8 status update disabled 0 - Port 8 status update disabled 0 - Port 9 status update enabled 1 - Port 9 status update enabled 1 - Port 10 status update disabled 0 - Port 11 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 12 status update disabled 0 - Port 13 status update disabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled	ort 5 status update disabled ort 6 status update enabled ort 7 status update enabled ort 7 status update enabled ort 8 status update enabled ort 9 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 12 status update enabled ort 13 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 16 status update enabled ort 17 status update enabled	_			
1 - Port 5 status update disabled 0 - Port 6 status update enabled 1 - Port 6 status update disabled 7	ort 6 status update enabled ort 6 status update disabled ort 7 status update enabled ort 8 status update enabled ort 9 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 16 status update enabled ort 17 status update enabled	5	·		
1 - Port 6 status update disabled 7 0 - Port 7 status update enabled 1 - Port 8 status update enabled 1 - Port 8 status update enabled 1 - Port 9 status update disabled 0 - Port 10 status update enabled 1 - Port 10 status update enabled 1 - Port 11 status update enabled 1 - Port 11 status update enabled 1 - Port 12 status update enabled 1 - Port 12 status update enabled 1 - Port 13 status update enabled 1 - Port 14 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled 1 - Port 15 status update enabled 1 - Port 15 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 17 status update enabled	ort 6 status update disabled ort 7 status update enabled ort 8 status update enabled ort 9 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled ort 18 status update enabled ort 19 status update enabled ort 10 status update enabled ort 11 status update enabled ort 12 status update enabled ort 13 status update enabled ort 14 status update enabled ort 15 status update enabled ort 16 status update enabled ort 17 status update enabled	Ŭ			
1 - Port 14 status update disabled 1 - Port 15 status update enabled 1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	6			
1 - Port 14 status update disabled 1 - Port 15 status update enabled 1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	Ŭ			
1 - Port 14 status update disabled 1 - Port 15 status update enabled 1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	7			<u> </u>
1 - Port 14 status update disabled 1 - Port 15 status update enabled 1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	,			
1 - Port 14 status update disabled 1 - Port 15 status update enabled 1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	8			
1 - Port 14 status update disabled 1 - Port 15 status update enabled 1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled				
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	9			O
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	Ŭ			
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	10			
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled				
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	11			
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	• •		_ o	
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	12			
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled				
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	13			
14 1 - Port 14 status update disabled 15 0 - Port 15 status update enabled 16 0 - Port 16 status update enabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 14 status update disabled ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled				
15 0 - Port 15 status update enabled 1 - Port 15 status update disabled 16 0 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 15 status update enabled ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update enabled	14			
1 - Port 15 status update disabled 1 - Port 16 status update enabled 1 - Port 16 status update disabled 1 - Port 17 status update enabled 1 - Port 17 status update enabled	ort 15 status update disabled ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 17 status update disabled			_	
16 0 - Port 16 status update enabled 1 - Port 16 status update disabled 0 - Port 17 status update enabled 17 0 - Port 17 status update enabled	ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled	15			
1 - Port 16 status update disabled 0 - Port 17 status update enabled	ort 16 status update enabled ort 16 status update disabled ort 17 status update enabled ort 18 status update enabled ort 18 status update enabled ort 19 status update enabled ort 19 status update enabled ort 20 status update enabled ort 21 status update enabled ort 21 status update enabled ort 21 status update enabled ort 22 status update enabled ort 22 status update enabled ort 23 status update disabled ort 23 status update disabled ort 23 status update disabled			_	<u>\$</u>
0 - Port 17 status update enabled	ort 16 status update disabled ort 17 status update enabled ort 18 status update enabled ort 18 status update enabled ort 19 status update enabled ort 19 status update disabled ort 20 status update enabled ort 21 status update enabled ort 21 status update enabled ort 21 status update enabled ort 22 status update disabled ort 22 status update enabled ort 23 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled	16			ğ
1/ 1 Dowt 17 status undete dischlad	ort 17 status update enabled ort 18 status update enabled ort 18 status update enabled ort 19 status update enabled ort 20 status update enabled ort 21 status update enabled ort 21 status update enabled ort 21 status update enabled ort 22 status update enabled ort 22 status update enabled ort 23 status update enabled			_	nen
18 0 - Port 18 status update disabled 1 - Port 18 status update enabled 1 - Port 18 status update disabled 0 - Port 19 status update enabled 1 - Port 19 status update disabled	ort 17 status update disabled ort 18 status update enabled ort 19 status update enabled ort 19 status update disabled ort 20 status update enabled ort 21 status update enabled ort 21 status update enabled ort 21 status update enabled ort 22 status update disabled ort 22 status update enabled ort 22 status update enabled ort 23 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled	17	4. Dant 47 atatus un data disabled		eeu
18	ort 18 status update enabled ort 19 status update enabled ort 19 status update disabled ort 20 status update enabled ort 21 status update disabled ort 21 status update enabled ort 21 status update enabled ort 22 status update enabled ort 22 status update enabled ort 22 status update enabled ort 23 status update enabled ort 23 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled		0 Port 19 status update enabled	_	1gr
19 0 - Port 19 status update disabled 1 - Port 19 status update enabled 1 - Port 19 status update disabled	ort 19 status update enabled ort 19 status update enabled ort 20 status update enabled ort 21 status update enabled ort 21 status update enabled ort 22 status update enabled ort 22 status update enabled ort 23 status update enabled ort 23 status update disabled ort 23 status update enabled	18	1 Port 19 status update disabled		je j
19 1 - Port 19 status update enabled	ort 19 status update enabled ort 19 status update disabled ort 20 status update enabled ort 21 status update enabled ort 21 status update disabled ort 22 status update enabled ort 22 status update enabled ort 22 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled		0 Port 10 status update enabled	-	nsa
1 - 1 Oit 19 Status update disabled	ort 20 status update enabled ort 20 status update enabled ort 21 status update enabled ort 21 status update disabled ort 22 status update enabled ort 22 status update enabled ort 22 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled	19	1 - Port 10 status update disabled		sck
0 - Port 20 status undate enabled	ort 20 status update disabled ort 21 status update enabled ort 21 status update enabled ort 22 status update enabled ort 22 status update enabled ort 22 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled		0 - Port 20 status update enabled	-	Ģ
20 1 - Port 20 status update disabled	ort 20 status update enabled ort 21 status update enabled ort 22 status update enabled ort 22 status update disabled ort 23 status update disabled ort 23 status update enabled ort 23 status update disabled	20	1 - Port 20 status update disabled		ò
0 - Port 21 status undate enabled	ort 21 status update disabled ort 22 status update enabled ort 22 status update disabled ort 23 status update enabled ort 23 status update enabled ort 23 status update disabled		0 - Port 21 status undate enabled		
21 1 - Port 21 status update disabled	ort 22 status update enabled ort 23 status update enabled ort 23 status update disabled ort 23 status update disabled ort 23 status update disabled	21	1 - Port 21 status update disabled		nde
0 - Port 22 status undate enabled	ort 22 status update disabled ort 23 status update enabled ort 23 status update disabled		0 - Port 22 status undate enabled		n e
22 1 - Port 22 status update disabled	ort 23 status update enabled ort 23 status update disabled	22	1 - Port 22 status update disabled		รั
0 - Port 23 status update enabled	ort 23 status update disabled		0 - Port 23 status update enabled		Ge.
23 1 - Port 23 status update disabled	Repr	23	1 - Port 23 status update disabled		ηpc
1 - Port 23 status update disabled		23	1 - Port 23 status update disabled		Reprodi
			EAL COLUMN	Nacted William	D Confiden
www DataSheet	Confident		71	25	4

ERRMSK register (register 30)

The ERRMSK register defines certain errors as system errors. It is reserved for factory use only. Table-7.30 lists all the error masks specified by this register.

Table-7.30: ERRMSK register

	145.6 1166. =: (: (::::61.1.61.61.61.61.61.61.61.61.61.61.61.61				
Bit	Description	Setting			
0	Reserved				
1	Reserved	All "1", unless			
2	Reserved	otherwise			
3	Reserved	advised, to			
4	Reserved	ensure proper			
5	Reserved	operation.			
6	Reserved				
7	Reserved	0			

CLKADJ register (register 31)

The CLKADJ register defines the delay time of the ARLCLK relative to the transition edge of the data signals. The ARLCLK provides reference timing for supporting chips, such as the ACD80800 and the ACD80900, which need to snoop the data bus for certain activities. Table-7.31 describes all the bits of this register.

Table-7.31: CLKADJ Register

	Default
CLK not inverted	0
CLK inverted	
delay levels:	000
evel 0 delay	
evel 1 delay	
evel 2 delay	
evel 3 delay	
evel 4 delay	
evel 5 delay	
evel 6 delay	
evel 7 delay	
	delay levels: evel 0 delay evel 1 delay evel 2 delay evel 3 delay evel 4 delay evel 5 delay evel 6 delay


PHYREG registers (register 32-63)

The PHYREG refers to the registers residing on the PHY devices. There are 24 sets of these registers. Each port has its own corresponding set of register 32-63. The ACD82124 merely provides an access path for the control CPU to access the registers on the PHYs. For detailed information about these registers, please refer to the PHY data sheet.

Since the native registers ID "0" through "31" on the PHYs have been used by the internal registers of the ACD82124, they need to be re-mapped into "32" through "63" by adding "32" to each original register ID. An index is used by the ACD82124 to specify the PHY ID. For example, register-32 with index-4 would refer to the control register (register-0) in the PHY-4.

8. PIN DESCRIPTIONS

Pin Diagram **Bottom View**



ΑВ AK AHΑF ADΑG ΑE ACΑJ AA

Pin	Signal	VO	Pin	Signal	VO.	Pin	Signal	1/0	Pin	Signal	VO
Pin	Name	Туре	Pin	Name	Type	PIII	Name	Туре	Pin	Name	Туре
A01	P23RXD0R	I	C13	P20RXCLK	ı	E 25	P16T XD1	0	K01	DAT A40	I/O
A02	VDD		C14	P20T XD0	0	E 26	VDD		K02	DAT A39	I/O
A03	P23T XD2R	0	C15	P19RXD3	l	E 27	P15RXCLK		K03	ADDR2	0
A04	P22RXD3R	I	C16	P19RXCLK	I	E 28	P15T XD3	0	K04	nCS 3	Ο
A05	P22RXERR	I О	C17 C18	P19T XD0	O 	E 29 E 30	P14RXD0	I О	K05	VDD VSS	
A06 A07	P22T XD1R P22T XD3R	0	C16	P19COL P18RXD1	i	F01	P14T XEN DAT A48	I/O	K06 K25	VSS	
A08	P21RXD0	Ī	C20	P18RXER	i I	F02	DAT A47	I/O	K25	VDD	
A09	P21T XCLK	i	C21	P18T XD1	Ö	F03	ARL DI3	1,0	K27	P13RXD0	1
A10	P21T XD0	Ö	C22	P17RXD2	Ī	F 04	ARLCLK	Ö	K 28	P13T XCLK	i
A11	P20RXD3	ĺ	C23	P17RXCLK	1	F 05	ARLSYNC	O	K29	P13T XD1	0
A12	P20RXD0	1	C24	P17T XD2	0	F06	VSS		K30	P13T XD2	0
A13	P20T XCLK	1	C25	P17CRS	1	F07	P23RXERR	1	L01	DAT A38	I/O
A14	P20T XD2	0	C26	P16RXD0	1	F08	VSS		L02	DAT A37	I,O
A15	P19RXD1	1	C27	P16T XD3	О	F 09	P22RXD1R	1	L03	ADDR3	О
A16	P19RXD0	I	C28	P15RXD2	I	F 10	VSS		L04	nCS 2	Ο
A17	P19T XCLK		C29	P15T XD0	0	F11	P22CRS R	I/O	L05	VDD	
A18	P19T XD2	Ο	C30	P15COL	I	F12	VSS		L06	VSS	
A19	VSS		D01	STAT3	0	F13	P21COL	1	L 25	P13RXD2	
A20 A21	P18RXDV P18T XEN	I О	D02 D03	DAT A51 ARL DI0	I/O I	F 14 F 15	VSS P20T XD3	0	L26 L27	P13RXD1 P13T XEN	1 O
A22	P18CRS	Ī	D03	P23RXD3R	i İ	F 16	VSS	O	L27	P13T XD3	0
A23	P17RXD1	i	D05	P23RXCLKR	I/O	F 17	VSS		L 29	P13COL	Ī
A24	P17RXER	i	D06	P23T XD0R	0	F 18	P18RXD2	1	L30	P12RXD1	i
A25	P17T XD3	Ö	D07	P23COLR	I/O	F 19	VSS	•	M01	DAT A36	I,O
A26	P16RXD2	ĺ	D08	P22RXDVR	Ī	F 20	P18T XD3	0	M02	DAT A35	I/O
A27	P16RXER	1	D09	P22T XD0R	0	F21	VSS		M03	nCS 0	0
A28	P16T XD0	Ο	D10	P21RXD2	1	F 22	P17T XD0	Ο	M04	ADDR16	0
A29	P16CRS	1	D11	P21RXER	1	F23	VSS		M05	VDD	
A30	P15RXD0	1	D12	P21T XD3	0	F24	P16T XCLK	1	M06	VS S	
B01	STAT0	0	D13	P20RXDV	I	F 25	VSS		M25	VSS	
B02	P23RXD1R		D14	P20T XE N	0	F 26	P15RXDV	ı	M26	VDD	
B03	P23T XCL KR	I/O	D15	P20CRS	1	F 27	P15T XD2	0	M27	P13CRS	
BO4	P23T XD3R	O 	D16	P19RXDV	 	F 28 F 29	P14RXD2	I О	M28	P12RXD0	
B05 B06	P22RXD2R P22T XCLKR	I,O	D17 D18	P 19T XD1 P 19CRS	I	F 29 F 30	P14T XD0 P14T XD3	0	M29 M30	P12RXDV P12RXCLK	i
B07	P22T XD2R	0	D16	P19CR3	l I	G01	DAT A46	I/O	N01	DAT A34	I/O
B08	P21RXD1	Ī	D20	P18T XCLK	i	G02	DAT A45	I/O	N02	DAT A33	1,0
B09	P21RXDV	i	D21	P18COL	i	G03	ARL DIRO	0	N03	VDD	1/0
B10	P21T XEN	0	D22	P17RXD0	i	G04	ARL DIR1	Ö	N04	ADDR15	0
B11	P21T XD2	0	D23	P17T XD1	0	G05	VDD		N05	VDD	
B12	P20RXD1	1	D24	P16RXD3	1	G06	VSS		N06	VSS	
B13	P20RXER	1	D25	P16RXCLK	1	G25	P15RXER	1	N25	P12RXD3	1
B14	P20T XD1	0	D26	P16T XD2	0	G26	P15T XD1	0	N26	P12RXD2	1
B15	P19RXD2	I	D27	P15RXD3	I	G27	P14RXD3	I	N27	P12RXER	- 1
B16	P19RXER		D28	P15T XCLK	I	G28	P14T XCLK	I .	N28	P12T XCLK	I
B17	P19T XEN	0	D29	P15CRS	I	G29	P14COL	!	N29	P12T XEN	0
B18 B19	P19T XD3 VDD	0	D30 E 01	P14RXD1 DAT A50	l I/O	G30 H01	P14CRS DAT A44	1 1,O	N30 P01	P12T X D0 DAT A32	0 I,O
B 20	P18RXCLK	1	E 02	DAT A49	1/0	H01 H02	DAT A43	I/O	P01 P02	DAT A32 DAT A31	1,0
B20	P18T XD0	Ö	E 03	ARL DI2	I/O	H03	ADDR0	0	P03	nWE	0
B22	P17RXD3	Ī	E 04	ARL DI1	i	H04	ARL DIV	Ī	P04	VSS	O
B23	P17RXDV	i	E 05	VDD	•	H05	VDD	•	P05	VDD	
B24	P17T XCLK	i	E 06	P23RXDVR	I	H06	VSS		P06	VSS	
B25	P17COL	1	E 07	P23T XE NR	0	H25	VSS		P25	VSS	
B26	P16RXD1	1	E 08	VDD		H26	VDD		P26	VDD	
B27	P16T XEN	Ο	E 09	P22RXD0R	1	H27	P14RXER	1	P27	P12T X D1	О
B28	P16COL	1	E 10	VDD		H28	P14T XD1	0	P28	P12T XD2	0
B29	P15RXD1	1	E 11	P21RXD3	1	H29	P13RXDV	1	P29	P12T XD3	0
B 30	P15T XEN	0	E 12	VDD		H30	P13RXCLK	1	P30	P12COL	I
CO1	STAT1	0	E 13	P21CRS	I	J01	DAT A42	I/O	R01	DAT A30	I/O
C02	STAT2	0	E 14	VDD		J02	DAT A41	I/O	R02	DAT A29	O.I
CO3	P23RXD2R	I	E 15	P20COL	I	J03	ADDR1	0	R03	ADDR4	0
C04 C05	VS S P23T XD1R	\circ	E 16	VDD VDD		J04	nCS 1 VDD	Ο	R04	nOE VDD	O/I
C06	P23FXDTR P23CRSR	0 I <i>I</i> O	E 17 E 18	VDD P18RXD3	ı	J05 J06	VDD VS S		R05 R06	VDD VS S	
C07	P23CR3R P22RXCLKR	1/0	E 18 E 19	VDD	1	J06 J25	VS S P14RXDV	1	R06 R25	VSS P12CRS	1
C08	P22RXCLRR P22T XE NR	0	E 19 E 20	P 18T XD2	0	J25 J26	P14RXDV P14RXCLK	i I	R25	P12CR3 P11RXD3	ı I
C09	P22COLR	I/O	E 21	VDD	O	J20 J27	P14RXCLX P14T XD2	O	R27	P11RXD3	
C10	P21RXCLK	I/C	E 22	P17T XEN	0	J28	P13RXD3	I	R28	P11RXD1	i
C11	P21T XD1	Ö	E 23	VDD	=	J29	P13RXER	i	R29	P11RXD0	w Data
C12	P20RXD2	1	E 24	P16RXDV	1	J30	P13T XD0	0	R30	P11RXDV	zaca.

Pin	List	Bv	Location:	Part 2
		_,	Location.	· u· t Z


Pin	Signal	VO	Pin	Signal	VO	Pin	Signal	1/0	Pin	Signal	VO
PIII	Name	Type	PIN	Name	Туре	PIN	Name	Туре	PIN	Name	Туре
T 01	DAT A28	I/O	AB01	DAT A16	I/O	AF 07	POT XENR	0	AH19	P4RXD0R	
02	DAT A27	I/O	AB02	DAT A15	ON!	AF 08	VDD		AH20	P5T XD3R	O,I
03	ADDR5	0	AB03	VDD		AF 09	P1T XD3R	I,O	AH21	P5T XCLKR	I/O
04	ADDR14	Ο	AB04	LED3	I/O	AF 10	VDD		AH22	P5RXD3R	- 1
05	VDD		AB 05	VDD		AF 11	P1RXD3R	1	AH23	P6T XD1R	I,O
06	VSS		AB06	VSS		AF 12	VDD		AH24	P6T XCLKR	I/O
T 25	VSS		AB 25	VSS		AF 13	P2RXD1R	1	AH25	P6RXD2R	1 1,O
T 26 T 27	VDD P11RXER	1	AB 26 AB 27	VDD P9T XCLK	1	AF 14 AF 15	VDD VDD		AH26 AH27	P7T XD3R VDD	ID
T 28	P11T XCLK	i l	AB27 AB28	P9RXCLK	i	AF 15 AF 16	P3RXD3R		AH28	P7RXD0R	1
T 29	P11T XEN	Ö	AB 29	P9RXDV	i	AF 17	VDD	'	AH29	P7RXD3R	i
T 30	P11RXCLK	Ĭ	AB 30	P9RXD0	i	AF 18	P4RXD2R	1	AH30	P8T XD2	0
U01	DAT A26	I/O	AC01	DAT A14	I/O	AF 19	VDD		AJ01	DAT A2	I,O
U02	DAT A25	I/O	AC02	DAT A13	I/O	AF 20	P5RXD1R	1	AJ02	DAT A1	O/I
U03	ADDR6	0	AC03	LED2	I/O	AF 21	VDD		AJ03	VSS	
U04	ADDR13	Ο	AC04	LED0	I/O	AF 22	P6RXCLKR	I,O	AJ04	POT XD3R	I/O
U05	VDD		AC05	VDD		AF 23	VDD		AJ05	PORXERR	I
U06	VSS		AC06	VSS		AF 24	P7T XD1R	I/O	AJ06	PORXD1R	1
U25	VSS		AC25	VSS		AF 25	P7RXERR	1	AJ07	P1T XD2R	I,O
U26	VDD		AC26	VDD	_	AF 26	VDD		AJ08	P1T XENR	0
U27 U28	P11T XD3 P11T XD2	0	AC27 AC28	P9T XD3 P9T XD0	0	AF 27 AF 28	P8COL P8RXCLK	1	AJ09 AJ10	P1RXDVR P2COLR	I I,O
U29	P111 XD2	0	AC26 AC29	P9T XEN	0	AF 29	P8RXDV	i l	AJ 10 AJ 11	P2T X D0R	1,0
U30	P11T XD0	0	AC30	P9RXER	Ī	AF 30	P8RXD0	il	AJ12	P2RXCLKR	I,O
V01	DAT A24	1,0	AD01	DAT A12	I,O	AG01	DAT A6	I,O	AJ13	P3CRS R	I/O
V02	DAT A23	I/O	AD02	DAT A11	I,O	AG02	DAT A5	I,O	AJ14	P3T XD1R	I/O
V03	ADDR7	0	AD03	LED1	I/O	AG03	CPUIRQ	0	AJ15	P3T XENR	0
V04	ADDR12	0	AD04	LE DVL D0	I/O	AG04	MDC	0	AJ16	P3RXD0R	1
V05	VDD		AD05	VDD		AG05	nRESET	1	AJ17	P4T XD3R	I,O
V06	VSS		AD06	VSS		AG06	POT X DOR	I,O	AJ18	P4T XE NR	Ο
V25	P10RXD0	!	AD25	P8T XD0	0	AG07	PORXDVR	1	AJ19	P4RXDVR	1
V26	P10RXD1	!	AD26	P8RXER	!	AG08	P1CRS R	I/O	AJ20	P5COLR	I/O
V27 V28	P10RXD2	l I	AD27 AD28	P8RXD1 P9COL		AG09 AG10	P1T XCLKR P1RXD1R	I/O I	AJ21 AJ22	P5T XD1R	I/O I
V28 V29	P10RXD3 P11CRS	i l	AD28 AD29	P9COL P9T XD2	0	AG10 AG11	P2T XD2R	I,O	AJ22 AJ23	P5RXERR P5RXDVR	i
V30	P11COL	il	AD30	P9T XD1	0	AG12	P2T XCL KR	I,O	AJ24	P6COLR	Ϊ́O
W01	DAT A22	I/O	AE 01	DAT A10	I/O	AG13	P2RXD2R	1,0	AJ25	P6T XD0R	I,O
W02	DAT A21	1,0	AE 02	DAT A9	I/O	AG14	P3T XD3R	I,O	AJ26	P6RXD0R	1,0
W03	ADDR8	0	AE 03	LEDVLD1	I/O	AG15	P3RXERR	i	AJ27	P7CRSR	I,O
W04	ADDR11	0	AE 04	LE DCLK	I/O	AG16	P3RXD2R	1	AJ28	P7T XD0R	I/O
W05	VDD		AE 05	VSS	1	AG17	P4T XD1R	I,O	AJ29	P7RXDVR	1
W06	VSS		AE 06	VSS		AG18	P4RXERR	1	AJ30	P7RXD2R	- 1
W25	VSS		AE 07	POT XD2R	I/O	AG19	P5CRS R	I,O	AK01	DAT A0	I/O
W26	VDD		AE 08	VSS		AG20	P5T XE NR	0	AK 02	CLK50	- 1
W27	P10T XCLK	!	AE 09	P1COLR	I/O	AG21	P5RXD0R	1	AK03	P0COLR	I/O
W28	P10RXER	!	AE 10	VSS		AG22	P6T X D2R	I/O	AK04	POT XD1R	I/O
W29 W30	P10RXCLK P10RXDV	I I	AE 11 AE 12	P1RXD2R VSS	I	AG23 AG24	P6RXERR P6RXD3R	1	AK05 AK06	PORXCLKR PORXD2R	I/O I
Y01	DAT A20	1/0	AE 12 AE 13	P2RXD0R	1	AG24 AG25	P7T XD2R	I,O	AK00 AK07	P1T XD1R	I/O
Y02	DAT A19	1/0	AE 14	VSS	'	AG25 AG26	P7T XCLKR	I,O	AK08	P1RXERR	1,0
Y03	ADDR9	0	AE 15	VSS		AG27	P7RXD1R	1	AK 09	P1RXD0R	ĺ
Y04	ADDR10	0	AE 16	P4CRS R	I/O	AG28	P8CRS	1	AK 10	P2T XD3R	I/O
Y05	VDD		AE 17	VSS		AG29	P8T XD1	0	AK 11	P2T XENR	0
Y06	VSS		AE 18	P4RXD3R	1	AG30	P8T XEN	0	AK 12	P2RXDVR	- 1
Y25	P9RXD2	1	AE 19	VS S		AH01	DAT A4	I,O	AK 13	P3COLR	I/O
Y26	P9RXD3	l -	AE 20	P5RXD2R	I	AH02	DAT A3	I/O	AK 14	P3T X DOR	I/O
Y27	P10T XD2	0	AE 21	VSS		AH03	MDIO	I,O	AK 15	P3RXCLKR	IO
Y28	P10T XD1	0	AE 22	P6RXDVR	I	AH04	WCHDOG	0	AK 16	P3RXDVR	1
Y29 Y30	P10T XD0 P10T XEN	0	AE 23 AE 24	VS S VS S		AH05 AH06	POT XCLKR PORXDOR	I,O I	AK 17 AK 18	P4COLR P4T XD0R	O,I O,I
4A01	DAT A18	1/0	AE 24 AE 25	VSS		AH06 AH07	PORX DOR PORX D3R		AK 18 AK 19	P4RXCLKR	I,O
4A02	DAI A18 DAT A17	1/0	AE 25 AE 26	P8T XD3	0	AH07 AH08	P1T X D0R	I,O	AK 19 AK 20	P4RXD1R	ID I
4A03	VDD	1/0	AE 27	P8T XCLK	ı	AH09	P1RXCLKR	1,0	AK20 AK21	P5T XD2R	I/O
4A04	VSS		AE 28	P8RXD2	i	AH10	P2CRS R	I,O	AK22	P5T XD0R	I/O
4A05	VDD		AE 29	P8RXD3	i	AH11	P2T XD1R	I,O	AK23	P5RXCLKR	1,0
4A06	VSS		AE 30	P9CRS	i	AH12	P2RXERR	1	AK 24	P6CRS R	I/O
4A25	VSS		AF01	DAT A8	I/O	AH13	P2RXD3R	i	AK 25	P6T XD3R	I,O
4 A26	VDD		AF 02	DAT A7	I/O	AH14	P3T XD2R	O,I	AK26	P6T XE NR	0
4A27	P9RXD1	ı	AF 03	CPUDI	1	AH15	P3T XCLKR	O,I	AK 27	P6RXD1R	1
4A28	P10CRS	1	AF 04	CPUDO	I/O	AH16	P3RXD1R	1	AK 28	P7COLR	I/O
4A29	P10COL		AF 05	VDD		AH17	P4T X D2R	I,O	AK 29	P7T XE NR	

Pin List	List By Name (With Voltage Rating): Part 1														
Signal Name	Pin	1/0	Туре	Signal Name	Pin	VO	Туре	Signal Name	Pin	V O	Туре	Signal Name	Pin	VO	Туре
ADDR0	H03	3.3V	0	DAT A41	J02	3.3V	I/O	P03CRS R	AJ13	3.3V	I,O	P07T XD3R	AH26	3.3V	I,O
ADDR01	J03	3.3V	0	DAT A43	H02	3.3V	I/O	P03RXD0R	AJ16	3.3V	- 1	P08COL	AF 27	3.3V	1
ADDR02	K03	3.3V		DAT A44	H01	3.3V	I/O	P03RXD1R	AH16		I	P08CRS	AG28		I
ADDR03	L03	3.3V	0	DAT A45	G02	3.3V	I/O	P03RXD2R	AG16		1	P08RXCLK		3.3V	l
ADDR04	R03	3.3V	0	DAT A46	G01	3.3V	I/O	PO3RXD3R	AF 16		1	P08RXD0		3.3V	1
ADDR05 ADDR06	T 03 U03	3.3V 3.3V	0	DAT A47 DAT A48	F02 F01	3.3V 3.3V	ONI ONI	P03RXDVR P03RXERR	AK 16		I	P08RXD1 P08RXD2	AD27		I
ADDR00 ADDR07	V03	3.3V	0	DAT A46 DAT A49	E 02	3.3V	1,0	POSKAERK POST XCLKR			I,O	P08RXD3	AE 29	3.3V	i
ADDR08	W03	3.3V	0	DAT A50	E 01	3.3V	I/O	PO3T X DOR	AK 14		I,O	P08RXDV		3.3V	i
ADDR09	Y03	3.3V		DAT A51	D02	3.3V	I/O	P03T XD1R	AJ14	3.3V	I/O		AD26		i
ADDR10	Y04	3.3V	0	LE DO	AC04	3.3V	I/O	P03T X D2R	AH14	3.3V	I/O	P08T XCLK	AE 27	3.3V	1
ADDR11	W04	3.3V	0	LE D1	AD03	3.3V	I/O	P03T X D3R	AG14	3.3V	I/O	P08T XD0	AD25		Ο
ADDR12	V04	3.3V	0	LE D2	AC03		I/O	P03T XENR	AJ15		0	P08T XD1			О
ADDR13	U04	3.3V	0	LE D3	AB04		I/O	P04COLR	AK 17		I/O	POST XD2	AH30		0
ADDR14	T 04	3.3V	0	LEDGLK	AE 04		I/O	P04CRS R	AE 16		I/O	POST XD3	AE 26		0
ADDR15 ADDR16	N04 M04	3.3V 3.3V	0	LE DVL D0 LE DVL D1	AD04 AE 03		ONI ONI	P04RXCLKR P04RXD0R	AK 19 AH19		I,O I	P08T XE N P09COL	AG30 AD28		0
ARLCLK	F 04	3.3V		MDC	AG04		0	P04RXD0R	AK 20		i	P09CCL P09CRS	AE 30		i
ARL DIO	D03	3.3V	Ī	MDIO	AH03		I/O	P04RXD2R	AF 18		i	P09RXCLK			i
ARL DI1	E 04	3.3V		nCS 0	M03	3.3V	0	P04RXD3R	AE 18		i	P09RXD0	AB 30		i
ARL DI2	E 03	3.3V	1	nCS 1	J04	3.3V	Ο	P04RXDVR	AJ19	3.3V	1	P09RXD1	AA27	3.3V	1
ARL DI3	F03	3.3V	1	nCS 2	L04	3.3V	О	P04RXERR	AG18	3.3V	- 1	P09RXD2	Y 25	3.3V	1
ARL DIR0	G03	3.3V	0	nCS 3	K04	3.3V	0	P04T XCLKR			I/O	P09RXD3	Y 26	3.3V	I
ARL DIR1	G04	3.3V	0	nOE	R04	3.3V	I/O	PO4T X DOR	AK 18		I/O	P09RXDV	AB 29		1
ARLDIV	H04	3.3V	I	nRESET	AG05		I	PO4T X D1R	AG17		I/O	PO9RXER			1
ARLSYNC	F05	3.3V		nWE P00COLR	P03	3.3V	0 I <i>I</i> O	PO4T X D2R	AH17 AJ17		O,I O,I	POOT X CLK			I
CLK50 CPUDI	AK02 AF03	3.3V		POOCRS R	AK 03 AF 06	3.3V	I/O	P04T X D3R P04T X ENR		3.3V	0	P09T XD0 P09T XD1	AC28 AD30		0
CPUDO	AF 04	3.3V	I/O	P00RXCLKR			I/O	P05COLR	AJ20		I,O		AD29		0
CPUIRQ	AG03		0	POORXDOR			Ι.	P05CRS R	AG19		I,O	P09T XD3	AC27		Ö
DAT A0	AK 01		I/O	P00RXD1R	AJ06		1	P05RXCLKR			I/O	P09T XE N	AC29		0
DAT A01	AJ02	3.3V	I/O	P00RXD2R	AK 06	3.3V	1	P05RXD0R	AG21	3.3V	- 1	P10COL	AA29	3.3V	1
DAT A02	AJ01		I/O	P00RXD3R	AH07		1	P05RXD1R	AF 20		- 1	P10CRS	AA28		- 1
DAT A03	AH02		I/O	POORXDVR	AG07		l	P05RXD2R	AE 20		!	P10RXCLK		3.3V	l l
DAT A05	AH01		1,O 1,O	POORXERR POOT XCLKR			 <i> </i> O	P05RXD3R P05RXDVR	AH22 AJ23	3.3V 3.3V	I	P10RXD0	V25 V26	3.3V	l I
DAT A05 DAT A06	AG02 AG01		1/0	POOT X DOR	AG06		I/O	P05RXDVR P05RXERR	AJ23		i	P10RXD1 P10RXD2	V26 V27	3.3V 3.3V	i
DAT A07	AF02		1,0	POOT XD1R	AK04		I/O	P05T XCLKR			I,O	P10RXD3	V28	3.3V	i
DAT A08	AF01		I/O	P00T XD2R	AE 07		I/O	P05T X D0R	AK 22		I,O	P10RXDV	W30	3.3V	i
DAT A09	AE 02		D/I	P00T XD3R	AJ04		I/O	P05T XD1R	AJ21		O,I	P10RXER	W28	3.3V	- 1
DAT A10	AE 01	3.3V	I/O	POOT XENR	AF 07	3.3V	О	P05T X D2R	AK 21	3.3V	I/O	P10T XCLK	W27	3.3V	1
DAT A11	AD02		I/O	P01CRSR	AG08		I/O	P05T X D3R	AH20		I/O	P10T XD0	Y 29	3.3V	О
DAT A12	AD01		I/O	P01RXCLKR			I/O	POST XENR	AG20		0	P10T XD1	Y 28	3.3V	0
DAT A14	AC02		IO	P01RXD0R	AK09		I	P06COLR	AJ24		I/O	P10T XD2	Y 27	3.3V	0
DAT A14 DAT A15	AC01 AB02		ON ON	P01RXD1R P01RXD2R			l I	P06CRS R P06RXCL KR	AK 24		(A,I (A,I	P10T XD3 P10T XE N	AA30 Y30	3.3V 3.3V	0
DAT A16	AB01			P01RXD3R			i		AJ26		1,0	P11COL	V30	3.3V	ı
DAT A17	AA02			P01RXDVR	AJ09		i	P06RXD1R	AK 27		i	P11CRS	V29	3.3V	Ì
DAT A18	AA01	3.3V	I/O	P01RXERR	AK 08	3.3V	1	P06RXD2R	AH25	3.3V	1	P11RXCLK	T 30	3.3V	1
DAT A19	Y02	3.3V		P01T XCLKR			I/O	P06RXD3R			1	P11RXD0	R29	3.3V	I
DAT A20	Y01	3.3V		P01T X D0R			I/O	P06RXDVR			1	P11RXD1	R28	3.3V	1
DAT A21		3.3V			AK07		I/O	P06RXERR			1	P11RXD2	R27	3.3V	!
DAT A22	W01	3.3V		P01T XD2R P01T XD3R	AJ07		I/O	PO6T XCLKR			I/O	P11RXD3	R26	3.3V	l l
DAT A23 DAT A24	V02 V01	3.3V 3.3V		POIT XENR	AF 09		I,O O	P06T XD0R P06T XD1R	AJ25		O,I O,I	P11RXDV P11RXER	R30 T27	3.3V 3.3V	l I
DAT A24 DAT A25	U02	3.3V		P02COLR	AJ10		I/O	P06T XD1R			1,0	P11T XCLK		3.3V	i
DAT A26	U01	3.3V		P02CRSR	AH10		I/O	P06T X D3R			I/O	P11T XD0	U30	3.3V	0
DAT A27	T 02	3.3V		P02RXCLKR			I/O	P06T XENR			0	P11T XD1	U29	3.3V	0
DAT A28	T 01	3.3V		P02RXD0R			1	P07COLR	AK 28		I/O	P11T XD2	U28	3.3V	0
DAT A29	R02	3.3V		P02RXD1R			1	P07CRSR	AJ27		I/O	P11T XD3	U27	3.3V	Ο
DAT A30	R01	3.3V		P02RXD2R			I	P07RXCLKR			I/O	P11T XEN	T 29	3.3V	0
DAT A33	P02	3.3V		P02RXD3R			I	P07RXD0R				P12COL	P30	3.3V	I
DAT A32 DAT A33	P01 N02	3.3V 3.3V		P02RXDVR P02RXERR			l I	P07RXD1R P07RXD2R	AG27 AJ30		l I	P12CRS P12RXCLK	R25 M30	3.3V 3.3V	l I
DAT A33 DAT A34	N02	3.3V 3.3V		P02RXERR P02T XCLKR			I,O	P07RXD2R P07RXD3R				P12RXCLK P12RXD0	M28	3.3V 3.3V	
DAT A35	M02	3.3V		P02T X D0R			I/O	P07RXDVR			i	P12RXD0	L 30	3.3V	i
DAT A36	M01	3.3V		P02T XD1R			I/O	P07RXERR			i	P12RXD2	N26	3.3V	i
DAT A37	L 02	3.3V		P02T XD2R			I/O	P07T XCLKR			I/O	P12RXD3	N25	3.3V	Ì
DAT A38	L01	3.3V		P02T XD3R			I/O	P07T X D0R			O,I	P12RXDV	M29	3.3V	1
DAT A39	K02	3.3V		P02T XENR			0	P07T XD1R			I/O	P12RXER	N27	3.3V	I D
DAT A40	K01	3.3V		P03COLR	AK 13		I/O	P07T X D2R			I/O	P12T XCLK			YWW.Da
DAT A42	J01	3.3V	I/O	P03RXCLKR	AK 15	3.3V	I/O	P07T XENR	AK 29	3.3V	0	P12T XD0	N30	3.3V	0


ignal	Pin	I/ O	Туре	Signal	Pin	1/0	Туре	Signal	Pin	I/ O	Туре	Signal	Pin	V O	Туре	
lame			1 ypc	Name		., C	Type	Name		.,	Турс	Name		"	Турс	
2T X D1	P27	3.3V	0	P17RXER	A24	3.3V	I	P22RXD1R	F09	3.3V	I	VDD	Y05	3.3V	Power	
2T X D2	P28	3.3V	0	P17T XCLK	B24	3.3V	1	P22RXD2R	B 05	3.3V	1	VDD	AB 26		Power	
2T X D3	P29	3.3V	О	P17T XD0	F 22	3.3V	О	P22RXD3R	A04	3.3V	1	VDD			Power	
2T XEN	N29	3.3V	0	P17T XD1	D23	3.3V	О	P22RXDVR	D08	3.3V	I	VDD				
13COL	L 29	3.3V	I	P17T XD2	C24	3.3V	О	P22RXERR	A05	3.3V	1	VDD			Power	
13CRS	M27	3.3V	l .	P17T XD3	A25	3.3V	0	P22T XCLKR	B06	3.3V	I/O	VDD		3.3V	Power	
3RXCLK	H30	3.3V	!	P17T XEN	E 22	3.3V	0	P22T X DOR	D09	3.3V	0	VDD	E 05		Power	
3RXD0	K27	3.3V	!	P18COL	D21	3.3V	1	P22T XD1R	A06	3.3V	0	VDD	E 12	3.3V	Power	
3RXD1	L26	3.3V	!	P18CRS	A22	3.3V	!	P22T X D2R	B07	3.3V	0	VDD	E 19		Power	
3RXD2	L 25	3.3V	ļ ļ	P18RXCLK	B 20	3.3V	1	P22T X D3R	A07	3.3V	0	VDD	E 26	3.3V	Power	
3RXD3	J28	3.3V	i	P18RXD0 P18RXD1	D19 C19	3.3V	!	P22T XENR	C08	3.3V 3.3V	0	VDD VDD	M05 M26	3.3V 3.3V	Power Power	
3RXDV 3RXER	H29 J29	3.3V 3.3V	i	P18RXD2	F 18	3.3V 3.3V		P23COLR P23CRSR	D07 C06	3.3V	1,O 1,O	VDD	W05	3.3V	Power	
3K X CL K	K28	3.3V	i	P18RXD3	E 18	3.3V	i	P23RXCLKR	D05	3.3V	I/O	VDD	W26	3.3V	Power	
3T X D0	J30	3.3V	0	P18RXDV	A20	3.3V	1	P23RXDOR	A01	3.3V	I/O	VSS	A19	3.3V	Ground	•
3T X D1	K 29	3.3V	0	P18RXER	C20	3.3V	i	P23RXD0R	B02	3.3V	i i	VSS	AA04		Ground	•
3T X D1	K30	3.3V	0	P18T XCLK	D20	3.3V	i	P23RXD1R	C03	3.3V	i	VSS	AA06		Ground	•
3T X D3	L 28	3.3V	0	P18T XD0	B21	3.3V	Ö	P23RXD2R	D04	3.3V	i	VSS	AA25		Ground	
3T XEN	L27	3.3V	0	P18T XD1	C21	3.3V	0	P23RXDVR	E 06	3.3V	i	VSS	AB06		Ground	(
14COL	G29	3.3V	ı	P 18T XD2	E 20	3.3V	Ö	P23RXERR	F07	3.3V	i	VSS	AB 25		Ground	
14CRS	G30	3.3V	i	P18T XD3	F 20	3.3V	Ö	P23T XCL KR	B03	3.3V	I,O	VSS	AC06		Ground	
4RXCLK	J26	3.3V	1	P18T XEN	A21	3.3V	Ö	P23T X DOR	D06	3.3V	0	VSS	AC25		Ground	
4RXD0	E 29	3.3V	ı	P19COL	C18	3.3V	1	P23T XD1R	C05	3.3V	Ö	VSS	AD06		Ground	(
4RXD1	D30	3.3V	I	P19CRS	D18	3.3V	1	P23T XD2R	A03	3.3V	0	VSS	AE 05		Ground	•
4RXD2	F 28	3.3V	I	P19RXCLK	C16	3.3V	1	P23T X D3R	B04	3.3V	0	VSS	AE 06		Ground	•
4RXD3	G27	3.3V	1	P19RXD0	A16	3.3V	1	P23T XENR	E 07	3.3V	0	VSS	AE 08		Ground	
4RXDV	J25	3.3V	I	P19RXD1	A15	3.3V	1	ST AT 0	B01	3.3V	0	VSS	AE 10		Ground	•
4RXER	H27	3.3V	ı	P19RXD2	B15	3.3V	I	STAT1	C01	3.3V	0	VSS	AE 12		Ground	l (
4T X CL K	G28	3.3V	I	P19RXD3	C15	3.3V	I	STAT2	C02	3.3V	О	VSS	AE 14		Ground	
4T X D0	F 29	3.3V	0	P19RXDV	D16	3.3V	I	STAT3	D01	3.3V	О	VSS	AE 15		Ground	
4T X D1	H28	3.3V	0	P19RXER	B16	3.3V	1	VDD	A02		Power	VSS	AE 17		Ground	
4T X D2	J27	3.3V	0	P19T XCLK	A17	3.3V	I	VDD	AA03	3.3V	Power	VSS	AE 19		Ground	
4T X D3	F 30	3.3V	0	P19T XD0	C17	3.3V	0	VDD	AA05		Power	VSS	AE 21		Ground	_
4T XEN	E 30	3.3V	0	P19T XD1	D17	3.3V	0	VDD		3.3V		VSS	AE 23		Ground	
15COL	C30	3.3V	!	P19T XD2	A18	3.3V	0	VDD			Power	VSS	AE 24		Ground	•
15CRS	D29	3.3V	!	P19T XD3	B18	3.3V	0	VDD			Power	VSS	AE 25		Ground	
5RXCLK	E 27	3.3V	!	P19T XEN	B17	3.3V	0	VDD			Power	VSS	AJ03		Ground	
5RXD0	A30	3.3V	!	P1COLR	AE 09	3.3V	I/O	VDD		3.3V		VSS	C04		Ground	
5RXD1	B 29 C28	3.3V	i	P20COL P20CRS	E 15 D15	3.3V	!	VDD			Power Power	VSS VSS	F06		Ground	
5RXD2 5RXD3	D27	3.3V 3.3V		P20CR3 P20RXCLK	C13	3.3V 3.3V	!	VDD VDD			Power	VSS	F 08 F 10		Ground Ground	
5RXDV	F26	3.3V		P20RXCLR P20RXD0	A12	3.3V	1	VDD	AF 14			VSS	F 10		Ground	
5RXER	G25	3.3V	i	P20RXD1	B12	3.3V	i	VDD			Power	VSS	F14		Ground	
5T XCLK		3.3V	i	P20RXD1	C12		i	VDD			Power	VSS	F 16		Ground	
5T X D0	C29	3.3V	Ö	P20RXD3	A11	3.3V	i	VDD			Power	VSS	F 17		Ground	
5T X D1	G26	3.3V	Ö	P20RXDV	D13	3.3V	i	VDD			Power	VSS	F 19		Ground	
5T X D2	F 27	3.3V	Ö	P20RXER	B13	3.3V	i	VDD			Power	VSS	F 21		Ground	1
5T X D3	E 28	3.3V	0	P20T XCLK	A13	3.3V	1	VDD	B19		Power	VSS	F 23		Ground	1
5T XEN	B30	3.3V	0	P20T XD0	C14	3.3V	O	VDD	E 08		Power	VSS	F 25		Ground	1
16COL	B28	3.3V	I	P20T XD1	B14	3.3V	O	VDD	E 10		Power	VSS	G06		Ground	1
16CRS	A29	3.3V	I	P20T XD2	A14	3.3V	0	VDD	E 14	3.3V	Power	VSS	H06		Ground	1
6RXCLK	D25	3.3V	I	P20T XD3	F15	3.3V	0	VDD	E 16		Power	VSS	H25		Ground	1
6RXD0	C26	3.3V	- 1	P20T XEN	D14	3.3V	0	VDD	E 17	3.3V	Power	VSS	J06		Ground	
6RXD1	B26	3.3V	I	P21COL	F13	3.3V	1	VDD	E 21		Power	VSS	K06		Ground	1
6RXD2	A26	3.3V	I	P21CRS	E 13	3.3V	1	VDD	E 23		Power	VSS	K 25		Ground	
6RXD3	D24	3.3V	I	P21RXCLK	C10	3.3V	1	VDD	G05		Power	VSS	L06		Ground	1
6RXDV	E 24	3.3V	ı	P21RXD0	A08	3.3V	I	VDD	H05		Power	VSS	M06		Ground	
6RXER	A27	3.3V	ı	P21RXD1	B08	3.3V	I	VDD	H26		Power	VSS	M25		Ground	
ST XCLK	F24	3.3V	I	P21RXD2	D10	3.3V	1	VDD	J05		Power	VSS	N06		Ground	1
6T X D0	A28	3.3V	0	P21RXD3	E 11	3.3V	1	VDD	K 05		Power	VSS	P04		Ground	1
6T X D1	E 25	3.3V	0	P21RXDV	B09	3.3V	1	VDD	K 26		Power	VSS	P06		Ground	
6T X D2		3.3V	0	P21RXER	D11	3.3V	1	VDD	L05		Power	VSS	P25		Ground	1
6T X D3	C27		0	P21T XCLK	A09	3.3V	1	VDD	N03		Power	VSS	R06		Ground	1
6T XEN	B27	3.3V	0	P21T XD0	A10	3.3V	0	VDD	N05		Power	VSS	T 06		Ground	
17COL	B25	3.3V	!	P21T XD1	C11	3.3V	0	VDD	P05		Power	VSS	T 25		Ground	1
17CRS		3.3V	!	P21T XD2	B11	3.3V	0	VDD	P26		Power	VSS	U06		Ground	1
7RXCLK		3.3V	!	P21T XD3	D12	3.3V	0	VDD	R05		Power	VSS	U25		Ground	1
7RXD0		3.3V	l	P21T XE N	B10	3.3V	0	VDD	T 05		Power	VSS	V06		Ground	1
7RXD1	A23		l l	P22COLR	C09	3.3V	I/O	VDD	T 26		Power	VSS	W06		Ground	1
7RXD2 7RXD3		3.3V	l l	P22CRS R	F11	3.3V	I/O	VDD	U05		Power	VSS	W25		Ground	ataSheet4
	Bノノ	3.3V	1	P22RXCLKR	C07	3.3V	I/O	VDD	U26	3.3V	Power	VSS	Y06		TO PRODUCTION	12122 0001/

9. TIMING DESCRIPTION


MII Receive Timing




MII Transmit Timing




Reversed MII Receive Timing




Reversed MII Transmit Timing




Reversed MII Packet Timing (Start of Packet)




Reversed MII Packet Timing (End of Packet)




PHY Management Read Timing




PHY Management Write Timing




ASRAM Read Timing




ASRAM Write Timing




CPU Command Timing



ARL Result Timing



LED Signal Timing



10. ELECTRICAL SPECIFICATION

Absolute Maximum Ratings


Operation at absolute maximum ratings is not implied. Exposure to stresses outside those listed could cause permanent damage to the device.


DC Supply voltage : VDD	-0.3V ~ +5.0V
DC input current: lin	+/-10 mA
DC input voltage: Vin	-0.3 ~ VDD + 0.3V
DC output voltage: Vout	-0.3 ~ VDD + 0.3V
Storage temperature: Tstg	-40 to +125°C

Recommended Operation Conditions


Supply voltage: VDD	3.3V, +/-0.3V
Operating temperature: Ta	0°C -70 °C
Maximum power consumption	3.5W

11. PACKAGING





Bottom View



www.DataSheet4&com

39

Appendix-A1

Address Resolution Logic

(The built-in ARL with 2048 MAC Addresses)

1. SUMMARY

The internal Address Resolution Logic (ARL) of ACD's switch controllers automatically builds up an address table and maps up to 2,048 MAC addresses into their associated port. It can work by itself without any CPU intervention in an UN-managed system.

For a managed system, the management CPU can configure the operation mode of the ARL, learn all the address in the address table, add new address into the table, control security or filtering feature of each address entry etc.


The ARL is designed with such a high performance that it will never slow down the frame switching operation. It helps the switch controllers to reach wire speed forwarding rate under any type of traffic load.

The address space can be expanded to 11K entries by using the external ARL, the ACD80800.

2. FEATURES

- Supports up to 2,048 MAC address lookup
- Provides UART type of interface for the management CPU
- Wire speed address lookup time.
- Wire speed address learning time.
- Address can be automatically learned from switch without the CPU intervention
- Address can be manually added by the CPU through the CPU interface
- Each MAC address can be secured by the CPU from being changed or aged out
- Each MAC address can be marked by the CPU from receiving any frame
- Each newly learned MAC address is notified to the CPU
- Each aged out MAC address is notified to the CPU
- Automatic address aging control, with configurable aging period

Figure-1. ARL Block Diagram



3. FUNCTIONAL DESCRIPTION

The ARL provides Address Resolution service for ACD's switch controllers. *Figure 2* is a block diagram of the ARL.

Traffic Snooping

All Ethernet frames received by ACD's switch controller have to be stored into memory buffer. As the frame data are written into memory, the status of the data shown on the data bus are displayed by ACD's switch controller through a state bus. The ARL's Switch Controller Interface contains the signals of the data bus and the state bus. By snooping the data bus and the state bus of ACD's switch controller, the ARL can detect the occurrence of any destination MAC address and source MAC address embedded inside each frame.

Address Learning

Each source address caught from the data bus, together with the ID of the ingress port, is passed to the Address Learning Engine of the ARL. The Address Learning Engine will first determine whether the frame is a valid frame. For a valid frame, it will first try to find the source address from the current address table. If that address doesn't exist, or if it does exist but the port ID associated with the MAC address is not the ingress port, the address will be learned into the address table. After an address is learned by the address learning engine, the CPU will be notified to read this newly learned address so that it can add it into the CPU's address table.

Address Aging

After each source address is learned into the address table, it has to be refreshed at least once within each address aging period. Refresh means it is caught again from the switch interface. If it has not occurred for a pre-set aging period, the address aging engine will remove the address from the address table. After an address is removed by the address aging engine, the CPU will be notified through interrupt request that it needs to read this aged out address so that it can remove this address from the CPU's address table.

Address Lookup

Each destination address is passed to the Address Lookup Engine of the ARL. The Address Lookup Engine checks if the destination address matches with any existing address in the address table. If it does, the ARL returns the associated Port ID to ACD's switch controller through the output data bus. Otherwise, a no match result is passed to ACD's switch controller through the output data bus.

CPU Interface

The CPU can access the registers of the ARL by sending commands to the UART data input line. Each command is consisted by action (read or write), register type, register index, and data. Each result of command execution is returned to the CPU through the UART data output line.

CPU Interface Registers

The ARL provides a bunch of registers for the control CPU. Through the registers, the CPU can read all address entries of the address table, delete particular addresses from the table, add particular addresses into the table, secure an address from being changed, set filtering on some addresses, change the hashing algorithm etc. Through a proper interrupt request signal, the CPU can be notified whenever it needs to retrieve data for a newly-learned address or an agedout address so that the CPU can build an exact same address table learned by the ARL.

CPU Interface Engine

The command sent by the control CPU is executed by the CPU Interface Engine. For example, the CPU may send a command to learn the first newly-learned address. The CPU Interface Engine is responsible to find the newly-learned address from the address table, and passes it to CPU. The CPU may request to learn next newly-learned address. Then, it is again the responsibility of the CPU Interface Engine to search for next newly-learned address from the address table.

Address Table

The address table can hold up to 2,048 MAC addresses, together with the associated port ID, security flag, filtering flag, new flag, aging information etc. The address table resides in the embedded SRAM inside the ARL.

4. INTERFACE DESCRIPTION

CPU Interface

The CPU can communicate with the ARL through the UART interface of the switch IC. The management CPU can send command to the ARL by writing into associated registers, and retrieve result from ARL by reading corresponding registers. The registers are described in the section of "Register Description." The CPU interface signals are described by *table-1*:

Table-1: CPU Interface

Name	1/0	Description			
UARTDI		UART input data line.			
UARTDO	0	UART output data line.			

UARTDI is used by the control CPU to send command into the ARL. The baud rate will be automatically detected by the ARL. The result will be returned through the UARTDO line with the detected baud rate. The format of the command packet is shown as follows:

Header Address Data Checksum

where:

Header is further defined as:

b1:b0 - read or write, 01 for read, 11 for write

b4:b2 - device number, 000 to 111 (0 to 7, same as the host switch controller)

b7:b5 - device type, 010 for ARL

- Address 8-bit value used to select the register to access
- Data 32-bit value, only the LSB is used for write operation, all 0 for read operation
- Checksum 8-bit value of XOR of all bytes

UARTDO is used to return the result of command execution to the CPU. The format of the result packet is shown as follows:

Header	Address	Data	Checksum
--------	---------	------	----------

where:

Header is further defined as:

b1:b0 - read or write, 01 for read, 11 for write

b4:b2 - device number, 000 to 111 (0 to 7)

b7:b5 - device type, 010 for ARL

- Address 8-bit value for address of the selected register
- Data 32-bit value, only the LSB is used for read operation, all 0 for write operation
- Checksum 8-bit value of XOR of all bytes

The ARL will always check the CMD header to see if both the device type and the device number matches with its setting. If not, it ignores the command and will not generate any response to this command.

5. REGISTER DESCRIPTION

ACD80800 provides a bunch of registers for the CPU to access the address table inside it. Command is sent to ACD80800 by writing into the associated registers. Before the CPU can pass a command to ACD80800, it must check the result register (register 11) to see if the command has been done. When the Result register indicates the command has been done, the CPU may need to retrieve the result of previous command first. After that, the CPU has to write the associated parameter of the command into the Data registers. Then, the CPU can write the command type into the command register. When a new command is written into the command register, ACD80800 will change the status of the Result register to 0. The Result register will indicate the completion of the command at the end of the execution. Before the completion of the execution, any command written into the command register is ignored by ACD80800.

The registers accessible to the CPU are described by *table-2*:

Table-2: Register Description

Reg.	Name	Description			
0	DataReg0	Byte 0 of data			
1	DataReg1	Byte 1 of data			
2	DataReg2	Byte 2 of data			
3	DataReg3	Byte 3 of data			
4	DataReg4	Byte 4 of data			
5	DataReg5	Byte 5 of data			
6	DataReg6	Byte 6 of data			
7	DataReg7	Byte 7 of data			
8	AddrReg0	LSB of address value			
9	AddrReg1	MSB of address value			
10	CmdReg	Command register			
11	RsltReg	Result register			
12	CfgReg	Configuration register			
13	IntSrcReg	Interrupt source register			
14	IntMskReg	Interrupt mask register			
15	nLearnReg0	Address learning disable register for port 0 - 7			
16	nLearnReg1	Address learning disable register for port 8 - 15			
17	nLearnReg2	Address learning disable register for port 16 - 23			
18	AgeTimeReg0	LSB of aging period register			
19	AgeTimeReg1	MSB of aging period register			
20	PosCfg	Power On Strobe configuration register 0			

The *DataRegX* are registers used to pass the parameter of the command to the ACD80800, and the result of the command to the CPU.

The *AddrRegX* are registers used to specify the address associated with the command.

The *CmdReg* is used to pass the type of command to the ACD80800. The command types are listed in *table-3*. The details of each command is described in the chapter of "Command Description."

Table-3: Command List

Command	mmand Description				
0x09	Add the specified MAC address into the address table				
0x0A	Set a lock for the specified MAC address				
0x0B	Set a filtering flag for the specified MAC address				
0x0C	Delete the specified MAC address from the address table				
0x0D	Assign a port ID to the specified MAC address				
0x10	Read the first entry of the address table				
0x11	Read next entry of address book				
0x20	Read first valid entry				
0x21	Read next valid entry				
0x30	Read first new page				
0x31	Read next new page				
0x40	Read first aged page				
0x41	Read next aged page				
0x50	Read first locked page				
0x51	Read next locked page				
0x60	Read first filtered page				
0x61	Read next filtered page				
0x80	Read first page with specified PID				
0x81	Read next page with specified PID				
0xFF	System reset				

The *RstReg* is used to indicate the status of command execution. The result code is listed as follows:

- 01 command is being executed and is not done yet
- 10 command is done with no error
- 1x command is done, with error indicated by x, where x is a 4-bit error code: 0001 for cannot find the entry as specified

The *CfgReg* is used to configure the way the ACD80800 works. The bit definition of CfgReg is described as:

- bit 0 disable address aging
- bit 1 disable address lookup
- bit 2 disable DA cache
- bit 3 disable SA cache
- bit 7:4 hashing algorithm selection, default is 0000

The *IntSrcReg* is used to indicate what can cause interrupt request to CPU. The source of interrupt is listed as:

- bit 0 aged address exists
- bit 1 new address exists
- bit 2 reserved
- bit 3 reserved
- bit 4 bucket overflowed
- bit 5 command is done
- bit 6 system initialization is completed
- bit 7 self test failure

The *IntMskReg* is used to enable an interrupt source to generate an interrupt request. The bit definition is the same as IntSrcReg. A 1 in a bit enables the corresponding interrupt source to generate an interrupt request once it is set.

The nLearnReg[2:0] are used to disable address learning activity from a particular port. If the bit corresponding to a port is set, ACD80800 will not try to learn new addresses from that port.

The AgeTimeReg[1:0] are used to specify the period of address aging control. The aging period can be from 0 to 65535 units, with each unit counted as 2.684 second.

The *PosCfgReg* is a configuration register whose default value is determined by the pull-up or pull-down status of the associated hardware pin. The bits of PosCfgReg0 is listed as follows:

- bit 3 BISTEN: "0" = self test disabled,
 "1" = self test enabled:
- bit 2 TESTEN, "0" = normal operation,
 "1" = production test enabled;
- bit 1* NOCPU*, "0" = presence of control CPU, "1" = no control CPU;
- bit 0 CPUGO, "0" = wait for System Start command from CPU before starting self initialization, "1" = CPU ready. Only effective when bit-1 (NOCPU) is set to 0;

Note: When *NOCPU* is set as 0, ACD80800 will not start the initialization process until a System Start command is sent to the command register.

6. COMMAND DESCRIPTION

Command 09H

Description: Add the specified MAC address into the address table.

Parameter: Store the MAC address into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. Store the associated port number into DataReg6.

Result: the MAC address will be stored into the address table if there is space available. The result is indicated by the Result register.

Command 0AH

Description: Set the Lock bit for the specified MAC address.

Parameter: Store the MAC address into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB.

Result: the state machine will seek for an entry with matched MAC address, and set the Lock bit of the entry. The result is indicated by the Result register.

Command 0BH

Description: Set the Filter flag for the specified MAC address.

Parameter: Store the MAC address into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB.

Result: the state machine will seek for an entry with matched MAC address, and set the Filter bit of the entry. The result is indicated by the Result register.

Command 0CH

Description: Delete the specified MAC address from the address table.

Parameter: Store the MAC address into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB.

Result: the MAC address will be removed from the address table. The result is indicated by the Result register.

Command 0DH

Description: Assign the associated port number to the specified MAC address.

Parameter: Store the MAC address into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. Store the port number into DataReg6.

Result: the port ID field of the entry containing the specified MAC address will be changed accordingly. The result is indicated by the Result register.

Command 10H

Description: Read the first entry of the address table.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of the first entry of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer will be set to point to second entry of the address book.

Note - the Flag bits are defined as:

b7	b6	b5	b4	b3	b2	b1	b0
Rsvd	Rsvd	Filter	Lock	New	Old	Age	Valid

where:

- Filter 1 indicates the frame heading to this address should be dropped.
- Lock 1 indicates the entry should never be changed or aged out.
- New 1 indicates the entry is a newly learned address.
- Old 1 indicates the address has been aged out.
- Age 1 indicates the address has not been visited for current age cycle.
- Valid 1 indicates the entry is a valid one.
- Rsvd Reserved bits.

Command 11H

Description: Read next entry of address book.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of the address book entry pointed by Read Pointer will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer will be increased by one.

Command 20H

Description: Read first valid entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of first valid entry of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 21H

Description: Read next valid entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of next valid entry from the Read Pointer of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry

Command 30H

Description: Read first new page.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of first new entry of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 31H

Description: Read next new entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of next new entry from the Read Pointer of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 40H

Description: Read first aged entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of first aged entry of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 41H

Description: Read next aged entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of next aged entry from the Read Pointer of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 50H

Description: Read first locked entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of first locked entry of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 51H

Description: Read next locked entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of next locked entry from the Read Pointer of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 60H

Description: Read first filtered page.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of first filtered entry of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 61H

Description: Read next valid entry.

Parameter: None

Result: The result is indicated by the Result register. If the command is completed with no error, the content of next filtered entry from the Read Pointer of the address book will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 80H

Description: Read first entry with specified port number

Parameter: Store port number into DataReg6.

Result: The result is indicated by the Result register. If the command is completed with no error, the content of first entry of the address book with the said port number will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command 81H

Description: Read next valid entry.

Parameter: Store port number into DataReg6.

Result: The result is indicated by the Result register. If the command is completed with no error, the content of next entry from the Read Pointer of the address book with the said port number will be stored into the Data registers. The MAC address will be stored into DataReg5 - DataReg0, with DataReg5 contains the MSB of the MAC address and DataReg0 contains the LSB. The port number is stored in DataReg6, and the Flag bits are stored in DataReg7. The Read Pointer is set to point to this entry.

Command FFH

Description: System reset.

Parameter: None

Result: This command will reset the ARL system. All entries of the address book will be cleared.