

Am29F100

1 Megabit (128 K x 8-bit/64 K x 16-bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory

DISTINCTIVE CHARACTERISTICS

■ Single power supply operation

- 5.0 V \pm 10% for read, erase, and program operations
- Simplifies system-level power requirements

■ High performance

70 ns maximum access time

■ Low power consumption

- 20 mA typical active read current for byte mode
- 28 mA typical active read current for word mode
- 30 mA typical program/erase current
- 25 μA typical standby current

■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and one 64 Kbyte sectors (byte mode)
- One 8 Kword, two 4 Kword, one 16 Kword, and one 32 Kword sectors (word mode)
- Any combination of sectors can be erased
- Supports full chip erase

■ Top or bottom boot block configurations available

■ Sector protection

- Hardware-based feature that disables/reenables program and erase operations in any combination of sectors
- Sector protection/unprotection can be implemented using standard PROM programming equipment
- Temporary Sector Unprotect feature allows insystem code changes in protected sectors

■ Embedded Algorithms

- Embedded Erase algorithm automatically pre-programs and erases the chip or any combination of designated sector
- Embedded Program algorithm automatically programs and verifies data at specified address

Minimum 100,000 program/erase cycles quaranteed

■ Package options

- 44-pin SO
- 48-pin TSOP

■ Compatible with JEDEC standards

- Pinout and software compatible with single-power-supply flash
- Superior inadvertent write protection

■ Data# Polling and Toggle Bits

 Provides a software method of detecting program or erase cycle completion

■ Ready/Busy pin (RY/BY#)

 Provides a hardware method for detecting program or erase cycle completion

■ Erase Suspend/Erase Resume

 Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation

■ Hardware RESET# pin

 Hardware method of resetting the device to reading array data

Publication# 18926 Rev: C Amendment/+2 Issue Date: March 1998

GENERAL DESCRIPTION

The Am29F100 is a 1 Mbit, 5.0 Volt-only Flash memory organized as 131,072 bytes or 65,536 words. The Am29F100 is offered in 44-pin SO and 48-pin TSOP packages. Word-wide data appears on DQ0-DQ15; byte-wide data on DQ0-DQ7. The device is designed to be programmed in-system with the standard system 5.0 Volt $\rm V_{CC}$ supply. A 12.0 volt $\rm V_{PP}$ is not required for program or erase operations. The device can also be programmed or erased in standard EPROM programmers.

The standard device offers access times of 70, 90, 120, and 150 ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 5.0 volt power sup- ply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This invokes the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This invokes the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the

device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **Erase Suspend** feature enables the system to put erase on hold for any period of time to read data from, or program data to, a sector that is not being erased.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is erased when shipped from the factory.

The hardware data protection measures include a low V_{CC} detector automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory, and is implemented using standard EPROM programmers. The temporary sector unprotect feature allows in-system changes to protected sectors.

The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The system can place the device into the **standby mode**. Power consumption is greatly reduced in this mode.


AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

PRODUCT SELECTOR GUIDE


Family Part Number	Am29F100						
Speed Option ($V_{CC} = 5.0 \text{ V} \pm 10\%$)	-70	-90	-120	-150			
Max Access Time (ns)	70	90	120	150			
CE# Access (ns)	70	90	120	150			
OE# Access (ns)	30	35	50	55			

Note: See the AC Characteristics section for full specifications.

BLOCK DIAGRAM



CONNECTION DIAGRAMS




18926C-2

NC	14 15 16 17 18 19 20 21	Reverse TSOP	48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28	A15 A14 A13 A12 A11 A10 A9 A8 NC NC NC NC NC NC NC NC NC A7 A6 A5 A4
OE# □			28	□□□□ A4
V _{SS}	22		27	——— A3
CE# =	23		26	——— A2
A0 💳	24		25	——— A1

18926C-3

CONNECTION DIAGRAMS



18926C-4

PIN CONFIGURATION

A0-A15 = 16 Addresses

DQ0-DQ14 = 15 Data Inputs/Outputs

DQ15/A-1 = DQ15 (Data Input/Output, word mode),

A-1 (LSB Address Input, byte mode)

CE# = Chip Enable

OE# Output Enable

WE# Write Enable

Selects 8-bit or 16-bit mode BYTE#

RESET# = Hardware Reset Pin, Active Low

RY/BY# = Ready/Busy Output

= +5.0 Volt Single Power Supply V_{CC}


(See Product Selector Guide for speed

options and voltage supply tolerances)

Device Ground V_{SS}

NC Pin Not Connected Internally

LOGIC SYMBOL




18926C-5

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid (Valid Combinations							
AM29F100T-70, AM29F100B-70								
AM29F100T-90, AM29F100B-90	EC, EI, EE,							
AM29F100T-120, AM29F100B-120	FC, FI, FE, SC, SI, SE							
AM29F100T-150, AM29F100B-150								

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the

register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail.

								DQ8-DQ15
Operation	CE#	OE#	WE#	RESET#	Addresses (Note 1)	DQ0- DQ7	BYTE# = V _{IH}	BYTE# = V _{IL}
Read	L	L	Н	Н	A _{IN}	D _{OUT}	D _{OUT}	DQ8-DQ14 = High-Z,
Write	L	Н	L	Н	A _{IN}	D _{IN}	D _{IN}	DQ15 = A-1
Standby	V _{CC} ± 0.5 V	Х	Х	V _{CC} ± 0.5 V	Х	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	Х	High-Z	High-Z	High-Z
Hardware Reset	Х	Х	Х	L	Х	High-Z	High-Z	High-Z
Temporary Sector Unprotect	х	х	Х	V _{ID}	A _{IN}	D _{IN}	D _{IN}	High-Z

Table 1. Am29F100 Device Bus Operations

Legend

 $L = Logic\ Low = V_{IL},\ H = Logic\ High = V_{IH},\ V_{ID} = 12.0 \pm 0.5\ V,\ X = Don't\ Care,\ A_{IN} = Addresses\ In,\ D_{IN} = Data\ In,\ D_{OUT} = Data\ Out$

Notes:

- 1. Addresses are A15:A0 in word mode (BYTE# = V_{IH}), A15:A-1 in byte mode (BYTE# = V_{II}).
- 2. The sector protect and sector unprotect functions must be implemented via programming equipment. See the "Sector Protection/Unprotection" section.

Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic '1', the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V_{IL} . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH} . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the

memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to the Read Operations Timings diagram for the timing waveforms. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to V_{IL} , and OE# to V_{IH} .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

7

An erase operation can erase one sector, multiple sectors, or the entire device. The Sector Address Tables indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. See the "Command Definitions" section for details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the "Autoselect Mode" and "Autoselect Command Sequence" sections for more information.

 I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I_{CC} read specifications apply. Refer to "Write Operation Status" for more information, and to each AC Characteristics section for timing diagrams.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when CE# and RESET# pins are both held at $V_{CC}\pm0.5$ V. (Note that this is a more restricted voltage range than V_{IH} .) The device enters the TTL standby mode when CE# and RESET# pins are both held at V_{IH} . The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

The device also enters the standby mode when the RESET# pin is driven low. Refer to the next section, "RESET#: Hardware Reset Pin".

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

In the DC Characteristics tables, I_{CC3} represents the standby current specification.

RESET#: HARDWARE RESET PIN

The RESET# pin provides a hardware method of resetting the device to reading array data. When the system drives the RESET# pin low for at least a period of t_{RP} , the device **immediately terminates** any operation in progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at V_{IL} , the device enters the TTL standby mode; if RESET# is held at $V_{SS} \pm 0.5 \text{ V}$, the device enters the CMOS standby mode.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the AC Characteristics tables for RESET# parameters and timing diagram.

Output Disable Mode

When the OE# input is at V_{IH} , output from the device is disabled. The output pins are placed in the high impedance state.

Table 2. Sector Addresses Tables (Am29F100T)

	A15	A14	A13	A12	(x8) Address Range	(x16) Address Range
SA0	0	X	Х	Х	00000h-0FFFFh	00000h-07FFFh
SA1	1	0	Х	Х	10000h-17FFFh	08000h-0BFFFh
SA2	1	1	0	0	18000h-19FFFh	0C000h-0CFFFh
SA3	1	1	0	1	1A000h-1BFFFh	0D000h-0DFFFh
SA4	1	1	1	Х	1C000h-1FFFFh	0E000h-0FFFFh

Table 3. Sector Addresses Tables (Am29F100B)

	A15	A14	A13	A12	(x8) Address Range	(x16) Address Range
SA0	0	0	0	Х	00000h-03FFFh	00000h-01FFFh
SA1	0	0	1	0	04000h-05FFFh	02000h-02FFFh
SA2	0	0	1	1	06000h-07FFFh	03000h-03FFFh
SA3	0	1	Х	Х	08000h-0FFFFh	04000h-07FFFh
SA4	1	Х	Х	Х	10000h-1FFFFh	08000h-0FFFFh

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Autoselect Codes (High Voltage Method) table. In addition, when verifying sector protection, the sector ad-

dress must appear on the appropriate highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require V_{ID} . See "Command Definitions" for details on using the autoselect mode.

Table 4. Am29F100 Autoselect Codes (High Voltage Method)

Description	Mode	CE#	OE#	WE#	A15 to A12	A11 to A10	A9	A8 to A7	A6	A5 to A2	A 1	A0	DQ8 to DQ15	DQ7 to DQ0	
Manufacturer ID: AMD		L	L	Н	Χ	Χ	V_{ID}	Χ	L	Х	L	L	Х	01h	
Device ID:	Word	L	L	Η					.,			22h	D9h		
Am29F100 (Top Boot Block)	Byte	L	L	Н	Х	Х	V _{ID}	Х	L	Х	L	Н	Х	D9h	
Device ID:	Word	L	L	Η		,	.,			.,			22h	DFh	
Am29F100 (Bottom Boot Block)	Byte	L	L	Н	Х	Х	V _{ID}	Х	L	Х	L	Н	Х	DFh	
Sector Protection Veri	fication		_	ш	SA								-	Х	01h (protected)
Secioi Fiolection ven	iicatiOH	cation L	L	Н		Х	V _{ID}	Х		X	H	L	Х	00h (unprotected)	

 $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, SA = Sector Address, X = Don't care.

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.


Sector protection/unprotection must be implemented using programming equipment. The procedure requires a high voltage (V_{ID}) on address pin A9 and the control pins. Details on this method are provided in a supplement, publication number 20373. Contact an AMD representative to obtain a copy of the appropriate document.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and the Temporary Sector Unprotect (Figure 17) diagram shows the timing waveforms, for this feature.



18926C-6

Notes:

- 1. All protected sectors unprotected.
- All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to the Command Definitions table). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the

proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in the "AC Characteristics" section.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erasesuspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/ Erase Resume Commands" for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Operations" section for more information. The Read Operations table provides the read parameters, and Read Operation Timings diagram shows the timing diagram.

Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).



Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This method is an alternative to that shown in the Autoselect Codes (High Voltage Method) table, which is intended for PROM programmers and requires V_{ID} on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h or retrieves the manufacturer code. A read cycle at address XX01h in word mode (or 02h in byte mode) returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to the Sector Address tables for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.


Word/Byte Program Command Sequence

The system may program the device by byte or word, on depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. The Command Definitions take shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See "Write Operation Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the programming operation. The program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set DQ5 to "1", or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".



Note: See the appropriate Command Definitions table for program command sequence.

Figure 2. Program Operation

Chip Erase Command Sequence

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, or RY/BY#. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 3 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 μs begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 μs , otherwise the last address and command might not be

accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than $50\,\mu s$, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or RY/BY#. Refer to "Write Operation Status" for information on these status bits.

Figure 3 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector Erase Operations Timing diagram for timing waveforms.

Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 μs to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately ter-



minates the time-out period and suspends the erase operation.


After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7 to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another

Erase Suspend command can be written after the device has resumed erasing.



Notes:

- 1. See the appropriate Command Definitions table for erase command sequence.
- 2. See "DQ3: Sector Erase Timer" for more information.

Figure 3. Erase Operation

Table 5. Am29F100 Command Definitions

	Command		s					Bus C	ycles (Notes 2	:-4)				
	Seguence		Cycles	Fire	st	Seco	ond	Thire	t	Fo	urth	Fif	th	Six	th
	(Note 1)		ပ်	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Rea	ad (Note 5)		1	RA	RD										
Res	set (Note 6)		1	XXXX	F0										
	Manufacturer ID	Word	4	5555	AA	2AAA	- 55	5555	90	XX00	01				
	Manufacturer 1D	Byte	4	AAAA	~~	5555	33	AAAA	90	XX00	01				
(Device ID,	Word	4	5555	AA	2AAA	55	5555	90	XX01	22D9				
lote	Top Boot Block	Byte	4	AAAA	AA	5555	55	AAAA	90	XX02	D9				
<u>ا</u>	Device ID,	Word	4	5555	AA 2AAA 5555	2AAA	55	5555	90	XX01	22DF				
Autoselect (Note	Bottom Boot Block	Byte	4	AAAA		55	AAAA	90	XX02	DF					
tose		Word		5555		2AAA		5555	90	(SA)	XX00				
Αn	Sector Protect Verify	vvoid	4	5555	AA	ZAAA	55	5555		X02	XX01				
	(Note 8)	Duto	4	AAAA	AA	5555	55	AAAA		90	(SA)	00			
		Byte		AAAA		5555		AAAA		X04	01				
Dro	gram	Word	4	5555	AA	2AAA	- 55	5555	A0	PA	PD				
FIO	gram	Byte	4	AAAA	AA	5555	33	AAAA	AU	FA	PD				
Chi	p Erase	Word	6	5555	AA	2AAA	- 55	5555	- 80	5555	AA	2AAA	55	5555	10
Cili	p Elase	Byte	0	AAAA	AA	5555	33	AAAA	00	AAAA	AA	5555	55	AAAA	10
500	tor Erase	Word	6	5555	AA	2AAA	- 55	5555	- 80	5555	AA	2AAA	55	SA	30
360	IUI LIASE	Byte	U	AAAA	AA	5555	່ວວ	AAAA	00	AAAA	AAAA 5555 S	ວວ	55 SA		
Era	se Suspend (Note 9)		1	XXXX	В0										
Era	se Resume (Note 10)		1	XXXX	30										

Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later. PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A15–A12 uniquely select any sector.

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except when reading array or autoselect data, all bus cycles are write operations.
- Data bits DQ15–DQ8 are don't cares for unlock and command cycles.
- No unlock or command cycles required when reading array data.
- The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).

- 7. The fourth cycle of the autoselect command sequence is a read operation.
- The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
- The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 10. The Erase Resume command is valid only during the Erase Suspend mode.

WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 6 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 2 μs , then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to "1"; prior to this, the device outputs the "complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. The Data# Polling Timings (During Embedded Algorithms) figure in the "AC Characteristics" section illustrates this.

Table 6 shows the outputs for Data# Polling on DQ7. Figure 4 shows the Data# Polling algorithm.



Notes:

- VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

18926C-9

Figure 4. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V_{CC} .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 6 shows the outputs for RY/BY#. The timing diagrams for read, reset, program, and erase shows the relationship of RY/BY# to other signals.

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μs , then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

If a program address falls within a protected sector, DQ6 toggles for approximately 2 μs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

The Write Operation Status table shows the outputs for Toggle Bit I on DQ6. Refer to Figure 5 for the toggle bit algorithm, and to the Toggle Bit Timings figure in the "AC Characteristics" section for the timing diagram.

Reading Toggle Bit DQ6

Refer to Figure 5 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a

system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 5).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits. DQ5 produces a "1."

Under both these conditions, the system must issue the reset command to return the device to reading array data.


DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire timeout also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands will always be less



than 50 μs . See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 6 shows the outputs for DQ3.



Notes:

- 1. Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

18926C-10

Figure 5. Toggle Bit Algorithm

Table 6. Write Operation Status

	Operation	DQ7 (Note 1)	DQ6	DQ5 (Note 2)	DQ3	RY/BY#
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	0
Mode	Embedded Erase Algorithm	0	Toggle	0	1	0
Erase Suspend Mode	Reading within Erase Suspended Sector	1	No toggle	0	N/A	1
	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	0

Notes:

- 1. DQ7 requires a valid address when reading status information. Refer to the appropriate subsection for further details.
- 2. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.




ABSOLUTE MAXIMUM RATINGS

Storage Temperature Plastic Packages
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect to Ground
V _{CC} (Note 1)–2.0 V to +7.0 V
A9 (Note 2)
All other pins (Note 1) –2.0 V to +7.0 V
Output Short Circuit Current (Note 3) 200 mA
Notes:


- 1. Minimum DC voltage on input or I/O pin is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 6. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V. During voltage transitions, input and I/O pins may overshoot to V_{CC} + 2.0 V for periods up to 20 ns. See Figure 7.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 6. Maximum DC input voltage on A9 is +12.5 V which may overshoot to 13.5 V for periods up to 20 ns.
- 3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.



18926C-11

Figure 6. Maximum Negative Overshoot Waveform



18926C-12

Figure 7. Maximum Positive Overshoot Waveform

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_A) 0°C to +70°C Industrial (I) Devices

Coop Temperature (T.)

Case Temperature (T_A) -40° C to $+85^{\circ}$ C

Extended (E) DevicesCase Temperature (T_A)-55°C to +125°C

V_{CC} Supply Voltages

V_{CC} for all devices +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
I _{LIT}	A9 Input Load Current	$V_{CC} = V_{CC} Max, A9 = 12.5 V$			50	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
	A ative Commant (Nata 4)	$V_{CC} = V_{CC} Max, CE# = V_{II}$	Byte		40	mA
I _{CC1}		Word		50	mA	
I _{CC2}	V _{CC} Active Current (Notes 2, 3)	V _{CC} = V _{CC} Max, CE# = V _{IL,} OE# = V	, IH		60	mA
I _{CC3}	V _{CC} Standby Current	V _{CC} = V _{CC} Max, CE# = V _{IH} , OE# = V	/ _{IH}		1.0	mA
V _{IL}	Input Low Voltage			-0.5	0.8	V
V _{IH}	Input High Voltage			2.0	V _{CC} + 0.5	V
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 5.0 V		11.5	12.5	V
V _{OL}	Output Low Voltage	$I_{OL} = 5.8 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$			0.45	V
V _{OH}	Output High Voltage	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$	2.4		V	
V _{LKO}	Low V _{CC} Lock-out Voltage			3.2	4.2	V

Notes:

- 1. The I $_{\rm CC}$ current listed is typically less than 2 mA/MHz, with OE# at $V_{\rm IH}$
- 2. I_{CC} active while Embedded Program or Embedded Erase Algorithm is in progress.
- 3. Not 100% tested.



DC CHARACTERISTICS (continued) CMOS Compatible

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
I _{LIT}	A9 Input Load Current	$V_{CC} = V_{CC} Max, A9 = 12.5 V$		50	μΑ	
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max		±1.0	μΑ	
	// Active Current (Note 1)	$V_{CC} = V_{CC} Max,$	Byte		40	mA
I _{CC1}	V _{CC} Active Current (Note 1)	CE# = V _{IL} , OE# = V _{IH}	Word		50	IIIA
I _{CC2}	V _{CC} Active Current (Notes 2, 3)	V _{CC} = V _{CC} Max, CE# = V _{IL} , OE# = V		60	mA	
I _{CC3}	V _{CC} Standby Current	V_{CC} = V_{CC} Max, OE# = V_{IH} , CE# and RESET# = V_{CC} \pm 0.5 V			100	μΑ
V _{IL}	Input Low Voltage			-0.5	0.8	V
V _{IH}	Input High Voltage			0.7 x V _{CC}	V _{CC} + 0.5	V
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 5.0 V		11.5	12.5	V
V _{OL}	Output Low Voltage	$I_{OL} = 5.8 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$			0.45	V
V _{OH1}	Output High Valtage	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$		0.85 V _{CC}		V
V _{OH2}	Output High Voltage	$I_{OH} = -100 \mu A$, $V_{CC} = V_{CC} Min$	V _{CC} -0.4		V	
V _{LKO}	Low V _{CC} Lock-out Voltage			3.2	4.2	٧

Notes:

- 1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .
- 2. I_{CC} active while Embedded Program or Embedded Erase Algorithm is in progress.
- 3. Not 100% tested.

TEST CONDITIONS




Figure 8. Test Setup

Table 7. Test Specifications

Test Condition	-70	All others	Unit			
Output Load	1 TTL gate					
Output Load Capacitance, C _L (including jig capacitance)	30	100	pF			
Input Rise and Fall Times	5	20	ns			
Input Pulse Levels	0.0-3.0	0.45-2.4	V			
Input timing measurement reference levels	1.5	0.8	V			
Output timing measurement reference levels	1.5	2.0	V			

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS				
	Steady					
	Cha	anging from H to L				
_////	Cha	anging from L to H				
XXXXX	Don't Care, Any Change Permitted Changing, State Unknown					
\longrightarrow	Does Not Apply	oply Center Line is High Impedance State (High Z)				


KS000010-PAL

Read-only Operations Characteristics

Paran Sym									
JEDEC	Std.	Parameter Description	Test Setup		-70	-90	-120	-150	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (Note 1)		Min	70	90	120	150	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	CE# = V _{IL} OE# = V _{IL}	Max	70	90	120	150	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	70	90	120	150	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay		Max	30	35	50	55	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High Z (Notes 1, 2)		Max	20	20	30	35	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High Z (Notes 1, 2)		Max	20	20	30	35	ns
			Read	Min		()		ns
	t _{OEH}	Output Enable Hold Time (Note 1)	Toggle and Data Polling	Min	10		ns		
t _{AXQX}	t _{OH}	Output Hold Time From Addresses CE# or OE#, Whichever Occurs First		Min	0			ns	

Notes:

- 1. Not 100% tested.
- 2. Output Driver Disable Time.
- 3. See Figure 8 and Table 7 for test specifications.




18926C-14

Figure 9. Read Operations Timings

AC CHARACTERISTICS Hardware Reset (RESET#)

Param	neter	er						
JEDEC	Std	Description	Test Setup		Test Setup		All Speed Options	Unit
	t _{READY}	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)		Max	20	μs		
	t _{READY}	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns		
	t _{RP}	RESET# Pulse Width		Min	500	ns		
	t _{RH}	RESET# High Time Before Read (See Note)		Min	50	ns		
	t _{RB}	RY/BY# Recovery Time		Min	0	ns		

Note: Not 100% tested.



Reset Timings during Embedded Algorithms




Figure 10. RESET# Timings

AC CHARACTERISTICS Word/Byte Configuration (BYTE#)

Parameter								
JEDEC Std.		Description		-70	-90	-120	-150	Unit
	t _{ELFL} /t _{ELFH}	CE# to BYTE# Switching Low or High	Max	5			ns	
	t _{FLQZ}	BYTE# Switching Low to Output HIGH Z	Max	20	20	30	35	ns
t _{FHQV}		BYTE# Switching High to Output Active	Min	70	90	120	150	ns




Figure 11. BYTE# Timings for Read Operations

Note:

Refer to the Erase/Program Operations table for t_{AS} and t_{AH} specifications.

Figure 12. BYTE# Timings for Write Operations


18926C-17

AC CHARACTERISTICS Erase and Program Operations

Paramete	er Symbol							
JEDEC	Standard	Parameter Description		-70	-90	-120	-150	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	70	90	120	150	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min		0	1		ns
t _{WLAX}	t _{AH}	Address Hold Time	Min	45	45	50	50	ns
t _{DVWH}	t _{DS}	Data Setup Time	Min	30	45	50	50	ns
t _{WHDX}	t _{DH}	Data Hold Time	Min		0)		ns
t _{GHWL}	t _{GHWL}	Read Recover Time Before Write (OE# High to WE# Low)	Min	0				ns
t _{ELWL}	t _{CS}	CE# Setup Time	Min		0)		ns
t _{WHEH}	t _{CH}	CE# Hold Time	Min		0)		ns
t _{WLWH}	t _{WP}	Write Pulse Width	Min	35	45	50	50	ns
t _{WHWL}	t _{WPH}	Write Pulse Width High	Min		20	0		ns
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation (Note 2)	Тур		14	4		μs
t _{WHWH2}	t _{WHWH2}	Chip/Sector Erase Operation (Note 2)	Тур	1.5			sec	
	t _{VCS}	V _{CC} Set Up Time (Note 1)	Min	50			μs	
	t _{RB}	Recovery Time from RY/BY#	Min	0			ns	
	t _{BUSY}	Program/Erase Valid to RY/BY# Delay	Min	30	35	50	55	ns

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.




Notes:

18926C-13

- 1. $PA = program \ address, \ PD = program \ data, \ D_{OUT}$ is the true data at the program address.
- 2. Illustration shows device in word mode.


Figure 13. Program Operation Timings



Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
- 2. Illustration shows device in word mode.


Figure 14. Chip/Sector Erase Operation Timings



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

18926C-18

Figure 15. Data# Polling Timings (During Embedded Algorithms)



Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.


18926C-19

Figure 16. Toggle Bit Timings (During Embedded Algorithms)

Temporary Sector Unprotect

Parameter					
JEDEC	Std.	Description		All Speed Options	Unit
	t _{VIDR}	V _{ID} Rise and Fall Time (See Note)	Min	500	ns
	t _{RSP}	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

Note: Not 100% tested.



18926C-20

Figure 17. Temporary Sector Unprotect Timing Diagram


AC CHARACTERISTICS Erase and Program Operations

Alternate CE# Controlled Writes

Parameter Symbol								
JEDEC	Standard	Parameter Description	Parameter Description		-90	-120	-150	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	70	90	120	150	ns
t _{AVEL}	t _{AS}	Address Setup Time	Min			0		ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	45	45	50	50	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	30	45	50	50	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0			ns	
	t _{OES}	Output Enable Setup Time	Min	0				ns
t _{GHEL}	t _{GHEL}	Read Recover Time Before Write	Min			0		ns
t _{WLEL}	t _{WS}	WE# Setup Time	Min			0		ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min			0		ns
t _{ELEH}	t _{CP}	CE# Pulse Width	Min	35	45	50	50	ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High	Min	20			ns	
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation (Note 2)	Тур	14			μs	
t _{WHWH2}	t _{WHWH2}	Chip/Sector Erase Operation (Note 2)	Тур		1	.5		sec

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.



Notes:

- 1. $PA = Program \ Address, \ PD = Program \ Data, \ SA = Sector \ Address, \ DQ7# = Complement \ of \ Data \ Input, \ D_{OUT} = Array \ Data.$
- 2. Figure indicates the last two bus cycles of the command sequence, with the device in word mode.

18926C-21

Figure 18. Alternate CE# Controlled Write Operation Timings

ERASE AND PROGRAMMING PERFORMANCE

	Limits			
Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments
Chip/Sector Erase Time	1.5	15	sec	Excludes 00h programming prior to erasure (Note 4)
Byte Programming Time	14	1000	μs	
Word Programming Time	28	2000	μs	Excludes system-level overhead (Note 5)
Chip Programming Time (Note 3)	1.8	12.5	sec	,

Notes:

- Typical program and erase times assume the following conditions: 25°C, 5.0 V V_{CC}, 100,000 cycles. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of 90°C, V_{CC} = 4.5 V, 100,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set DQ5 = 1. See the section on DQ5 for further information.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See Table 1 for further information on command definitions.
- 6. The device has a guaranteed minimum erase and program cycle endurance of 100,000 cycles.

LATCHUP CHARACTERISTIC

Parameter Description	Min	Max
Input Voltage with respect to V _{SS} on I/O pins	-1.0 V	V _{CC} + 1.0 V
V _{CC} Current	–100 mA	+100 mA

Note: Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5.0$ Volt, one pin at a time.

TSOP AND SO PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	7.5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8.5	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz.


DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
Minimum Data Patantian Time	150°C	10	Years
Minimum Pattern Data Retention Time	125°C	20	Years




PHYSICAL DIMENSIONS

SO 044—44-Pin Small Outline Package (measured in millimeters)




PHYSICAL DIMENSIONS

TS 048—48-Pin Standard Thin Small Outline Package (measured in millimeters)



TSR048—48-Pin Reverse Thin Small Outline Package (measured in millimeters)



REVISION SUMMARY FOR AM29F100

Revision B+1

Product Selector Guide

Replaced the -75 column (70 ns, \pm 5%) with the -70 column (70 ns, \pm 10%).

Ordering Information, Standard Products

The -70 designation is now listed in the part number example.

Valid Combinations: Replaced the -75 combinations with -70. The 70 ns speed grade is now available in the same combinations as the other speed grades.

Operating Ranges

V_{CC} Supply Voltages: Changed the -75 designation to -70.

AC Characteristics

Read Only Operations: Changed the -75 column head to -70. All parameters remain the same.

Figure 7, Test Conditions: Changed C_L in Note 1 from - 75 to -70.

Write/Erase/Program Operations: Changed the -75 column head to -70. Changed byte programming and chip/sector erase times (t_{WHWH1} and t_{WHWH2}, respectively).

Switching Waveforms

Temporary Sector Unprotect Timing Diagram, Figure 18: Corrected the top waveform. RESET# begins at 0 V, then rises to 12 V in t_{VIDR}.

AC Characteristics

Alternate CE# Controlled Writes: Changed the -75 column head to -70. Changed byte programming and

chip/sector erase times (t_{WHWH1} and t_{WHWH2} , respectively).

Erase and Programming Performance

Combined sector and chip erase times, added word programming times and erase/program cycle times. Updated specifications.

Revision C

Global

Made formatting and layout consistent with other data sheets. Used updated common tables and diagrams.

Revision C+1

Table 5, Command Definitions

Address bits A0–A14 are required for unlock cycles. Therefore, addresses for second and fifth write cycles are 2AAAh in word mode and 5555h in byte mode. Addresses for first, third, fourth, and sixth cycles are 5555h in word mode and AAAAh in byte mode. Read cycles are not affected. Deleted Note 5 to reflect the correction.

Revision C+2

AC Characteristics

Erase/Program Operations; Erase and Program Operations Alternate CE# Controlled Writes: Corrected the notes reference for t_{WHWH1} and t_{WHWH2}. These parameters are 100% tested. Corrected the note reference for t_{VCS}. This parameter is not 100% tested.

Temporary Sector Unprotect Table

Added note reference for $t_{\mbox{VIDR}}$. This parameter is not 100% tested.

Trademarks

Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.