

# HB56A432 Series — HITACHI/ LOGIC/ARRAYS/MEM

## 4,194,304-Word × 32-Bit High Density Dynamic RAM Module

The HB56A432 is a 4 M × 32 dynamic RAM module, mounted 8 pieces of 16-Mbit DRAM (HM5117400J) sealed in SOJ package. An outline of the HB56A432 is 72-pin single in-line package. Therefore, the HB56A432 makes high density mounting possible without surface mount technology. The HB56A432 provides common data inputs and outputs.

Decoupling capacitors are mounted beneath each SOJ.


### Features

- 72-pin single in-line package
  - Lead pitch : 1.27 mm
- Single 5 V (±5%) supply
- High speed
  - Access time : 60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode : 4.62 W/4.20 W/3.78 W (max)
  - Standby mode : 84 mW (max)
- Fast page mode capability
- 2,048 refresh cycle/32 ms
- 2 variations of refresh
  - RAS only refresh
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh
- TTL compatible

### Ordering Information

Type No.	Access time	Package	Contact pad
HB56A432B-6	60ns	72-pin SIP socket type	gold
HB56A432B-7	70 ns		
HB56A432B-8	80 ns		
HB56A432SB-6	60ns	72-pin SIP socket type	solder
HB56A432SB-7	70 ns		
HB56A432SB-8	80 ns		

### Pin Arrangement



**HB56A432 Series**

**HITACHI/ LOGIC/ARRAYS/MEM**

**Pin Arrangement (cont)**

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	V <sub>SS</sub>	19	A10	37	NC	55	DQ11
2	DQ0	20	DQ4	38	NC	56	DQ27
3	DQ16	21	DQ20	39	V <sub>SS</sub>	57	DQ12
4	DQ1	22	DQ5	40	CAS0	58	DQ28
5	DQ17	23	DQ21	41	CAS2	59	V <sub>CC</sub>
6	DQ2	24	DQ6	42	CAS3	60	DQ29
7	DQ18	25	DQ22	43	CAS1	61	DQ13
8	DQ3	26	DQ7	44	RAS0	62	DQ30
9	DQ19	27	DQ23	45	NC	63	DQ14
10	V <sub>CC</sub>	28	A7	46	NC	64	DQ31
11	NC	29	NC	47	WE	65	DQ15
12	A0	30	V <sub>CC</sub>	48	NC	66	NC
13	A1	31	A8	49	DQ8	67	PD1
14	A2	32	A9	50	DQ24	68	PD2
15	A3	33	NC	51	DQ9	69	PD3
16	A4	34	RAS2	52	DQ25	70	PD4
17	A5	35	NC	53	DQ10	71	NC
18	A6	36	NC	54	DQ26	72	V <sub>SS</sub>


**Pin Description**

Pin name	Function
A0-A10	Address input
A0-A10	Refresh address input
DQ0-DQ31	Data-in/data-out
CAS0-CAS3	Column address strobe
RAS0, RAS2	Row address strobe
WE	Read/write enable
V <sub>CC</sub>	Power supply (+5 V)
V <sub>SS</sub>	Ground
PD1-PD4	Presence detect pin
NC	No connection

**Presence Detect Pin Arrangement**

Pin No.	Pin name	HB56A432B/SB		
		60 ns	70 ns	80 ns
67	PD1	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
68	PD2	NC	NC	NC
69	PD3	NC	V <sub>SS</sub>	NC
70	PD4	NC	NC	V <sub>SS</sub>

Block Diagram



A0 - A10 → D0 - D7

WE → D0 - D7

\* D0 - D7 : HM5117400J

V<sub>cc</sub> → D0 - D7

V<sub>ss</sub> → D0 - D7

**HB56A432 Series**

HITACHI/ LOGIC/ARRAYS/MEM

**Absolute Maximum Ratings**

Parameter		Symbol	Value	Unit
Voltage on any pin	(Input)	V <sub>in</sub>	-1.0 to +7.0	V
relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0 to +7.0	V
Supply voltage relative to V <sub>SS</sub>		V <sub>CC</sub>	-1.0 to +7.0	V
Short circuit output current		I <sub>out</sub>	50	mA
Power dissipation		P <sub>T</sub>	8	W
Operating temperature		T <sub>opr</sub>	0 to +70	°C
Storage temperature		T <sub>stg</sub>	-55 to +125	°C

**Recommended DC Operating Conditions (T<sub>a</sub> = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>SS</sub>	0	0	0	V	
	V <sub>CC</sub>	4.75	5.0	5.25	V	1
Input high voltage	V <sub>IH</sub>	2.4	—	5.5	V	1
Input low voltage	V <sub>IL</sub>	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V<sub>SS</sub>

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 5%, V<sub>SS</sub> = 0 V)

HB56A432B/SB

Parameter	Symbol	-6		-7		-8		Unit	Test condition	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I <sub>CC1</sub>	—	880	—	800	—	720	mA	t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	—	16	—	16	—	16	mA	TTL interface, RAS, CAS = V <sub>IH</sub> , Dout = High-Z	
		—	8	—	8	—	8	mA	CMOS interface, RAS, CAS ≥ V <sub>CC</sub> - 0.2 V, Dout = High-Z	
RAS-only refresh current	I <sub>CC3</sub>	—	880	—	800	—	720	mA	t <sub>RC</sub> = min	2
Standby current	I <sub>CC5</sub>	—	40	—	40	—	40	mA	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , Dout = enable	1
CAS-before-RAS refresh current	I <sub>CC6</sub>	—	880	—	800	—	720	mA	t <sub>RC</sub> = min	
Page mode current	I <sub>CC7</sub>	—	640	—	560	—	520	mA	t <sub>PC</sub> = min	1, 3
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V, Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -5 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed once or less while RAS = V<sub>IL</sub>.

3. Address can be changed once or less while CAS = V<sub>IH</sub>.

**HB56A432 Series** HITACHI/ LOGIC/ARRAYS/MEMCapacitance ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{I1}$	—	68	pF	1
Input capacitance (WE)	$C_{I2}$	—	76	pF	1
Input capacitance (RAS)	$C_{I3}$	—	43	pF	1
Input capacitance (CAS)	$C_{I4}$	—	29	pF	1
Output capacitance (DQ0 – DQ31)	$C_{VO}$	—	17	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

**AC Characteristics**

- Refer to the HM5117400 data sheet.
- The HB56A432 writes data only in early write cycle ( $t_{wCS} \geq t_{wCS}(\text{min})$ ).  
 Delayed write cycle is not available. ( $\overline{\text{OE}}$  pin is fixed to  $V_{SS}$ ).

