

512K x 32 SRAM MODULE

PUMA 2/77S16000/A - 020/025/35

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Issue 4.2: November 1998


Description


Available in PGA (PUMA 2) and Gullwing (PUMA 77) Features footprints, the PUMA **S16000 is a 16 MBit SRAM . module user configurable as 512K x 32, 1M x 16 or 2M • Fast Access times of 20/25/35ns. x 8. The device is available with fast access times of • Configurable as 8 / 16 / 32 bit wide output. 20,25 and 30ns. A low power standby and Data Retention mode is available. The device may be screened in accordance with MIL-STD-883.

16,777,216 bit CMOS High Speed Static RAM

- 16MBit Fast SRAM Module.

- Operating Power 2130 / 2800 / 4150 mW (max). Standby CMOS 220mW (max).
- · Low voltage data retention.
- Single 5V±10% Power supply.
- TTL compatible inputs and outputs.
- May be screened in accordance with MIL-STD-883.
- PUMA 2 66 pin ceramic PGA
- PUMA77 68 pin ceramic Gullwing





Pin Functions

Address Inputs D0~D31 Data Inputs/Outputs A0~A18 CS1~4 ŌĒ **Output Enable** Chip Select <u>WE1~4</u> Write Enable NC No Connect Power (+5V) **GND** Ground V_{cc}

ISSUE 4.2 : November 1998 PUMA 2/77S16000/A - 020/025/35

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)			
Voltage on any pin relative to $V_{ss}^{\ (2)}$	$V_{_{\!$	-0.5V to +7.0	V
Power Dissipation	P_{D}	4	W
Storage Temperature	T _{STG}	-55 to +150	°C

Notes

- (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Pulse width: 3.0V for less than 10ns.

Recommended Operat	ing Conditi	ions				
Parameter	Symbol	min	typ	max	units	
Supply Voltage	V _{cc}	4.5	5.0	5.5	V	
Input High Voltage	V _{IH}	2.2	-	$V_{cc} + 0.5$	V	
Input Low Voltage	V '''	-0.5	-	8.0	V	
Operating Temperature	Τ,	0	-	70	°C	
	Tal	-40	-	85	.C	(Suffix I)
	T _{AM}	-55	-	125	°C	(Suffix M, MB)

DC Electrical Characteristics (V _{CC} =	5V±10	%,T _A =-55°C to +125°C)				
Parameter S	Symbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
Input Leakage Current Address, OE	I _{LI1}	$V_{IN} = 0V \text{ to } V_{CC}$	-8	-	8	μΑ
$\overline{W}E, \overline{CS}$	$I_{_{LI2}}$	$V_{IN} = 0V$ to V_{CC}	-2	-	2	μΑ
Output Leakage Current	I_{LO}	$\overline{\text{CS}}^{(2)} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}, V_{\text{I/O}} = 0V \text{ to } V_{\text{CC}}$	-8	-	8	μΑ
		$\overline{WE}^{(2)} = V_{IL}$				
Average Supply Current 32 bit	I_{CC32}	$\overline{\text{CS}}^{(2)} = V_{\text{IL}}$, Minumum cycle, $I_{\text{I/O}} = 0$ mA				
		$\overline{\text{WE}}^{(2)} = V_{\text{IL}} \text{ or } \overline{\text{WE}}^{(2)} = \overline{\text{OE}} = V_{\text{IH}}, 100\% \text{ duty.}$	-	-	720	mΑ
16 bit	_{CC16}	As above	-	-	480	mΑ
8 bit	I_{CC8}	As above	-	-	360	mΑ
Standby Supply Current TTL levels	$I_{_{\mathrm{SB}}}$	$\overline{CS}^{(2)} = V_{IH_1} V_{CC} = 5.5V$	-	-	240	mΑ
CMOS levels	I_{SB1}	$\overline{CS}^{(2)} \ge V_{CC}^{} - 0.2V, \ 0.2V \ge V_{ N}^{} \ge V_{CC}^{} - 0.2V$	-	-	40	mA
Output Voltage Low	$V_{_{\mathrm{OL}}}$	I _{OL} = 8.0 mA	-	-	0.4	V
Output Voltage High	V _{OH}	I _{OH} = -4.0 mA	2.4	-	-	V

Notes: (1) Typical values are at $V_{\rm cc}$ =5.0V, $T_{\rm A}$ =25°C and specified loading.

(2) $\overline{\text{CS}}$ and $\overline{\text{WE}}$ above are accessed through $\overline{\text{CS1-4}}$ and $\overline{\text{WE1-4}}$ respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

PUMA 2/77S16000 - 020/025/35 ISSUE 4.2 : November 1998

Capacitance (V _{GC} =5V±10%,T _A =	25°C)Note	: These parameters	are calcul	ated ar	d not measured.
Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance Address, OE	C_{IN1}	$V_{IN} = 0V$	-	34	pF
WE1~4, CS1~4	$C_{_{IN2}}$	$V_{IN} = 0V$	-	6	pF
I/O Capacitance D0~31	C^{NO}	$V_{VO} = 0V$	-	42	pF (8 bit mode)

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the device.

Mode	<u>cs</u>	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	_{SB1} , _{SB2}	High Z	Power Down
Output Disable	0	1	1	I _{cc}	High Z	
Read	0	0	1	I _{cc}	D _{OUT}	Read cycle
Write	0	Х	0	I _{cc}	D _{IN}	Write Cycle

 $\begin{aligned} &1 = V_{IH}, \\ &0 = V_{IL}, \\ &X = Don't Care \end{aligned}$

Note: CS above is accessed through CS1~4 and WE is accessed through WE1~4. For correct operation, CS1~4 and WE1~4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.


Low V _{cc} Data Retention Characteristics - L Version Only (T _A =-55°C to +125°C)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
V _{cc} for Data Retention	$V_{_{\mathrm{DR}}}$	CS1~4 ≥ V _{CC} -0.2V	2.0	-	5.5	V			
Data Retention Current	CCDR	$V_{CC} = 3.0V, \overline{CS1 \sim 4} \ge V_{CC} - 0.2V,$							
		$0.2V \ge V_{IN} \ge V_{CC}$ - $0.2V$	-	-	28	mΑ			
Chip Deselect to Data Retention	ı t _{cdr}	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t_{R}	See Retention Waveform	5	-	-	ms			

AC Test Conditions

*Input pulse levels: 0.0V to 3.0V *Input rise and fall times: 3 ns

*V_=5V±10%

*PÜMA module is tested in 32 bit mode.



^{*}Input and Output timing reference levels: 1.5V

ISSUE 4.2 : November 1998 PUMA 2/77S16000/A - 020/025/35


AC OPERATING CONDITIONS

Read Cycle								
		0.	20	O2	25	3	25	
Parameter	Symbol	min	max	min	max	min	max	Units
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select Access Time	t _{ACS}	-	20	-	25	-	35	ns
Output Enable to Output Valid	t_{\scriptscriptstyleOE}	-	10	-	15	-	15	ns
Output Hold from Address Change	t_{OH}	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	t _{cLZ}	5	-	5	-	5	-	ns
Output Enable to Output in Low Z	$t_{\scriptscriptstyleOLZ}$	5	-	0	-	0	-	ns
Chip Deselection to Output in High Z(3		-	10	0	10	0	10	ns
Output Disable to Output in High Z(3)	t_{OHZ}	0	10	0	10	0	10	ns

Write Cycle								
		0.	20	02	25	3	<i>85</i>	
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	20	-	25	-	35	-	ns
Chip Selection to End of Write	t _{cw}	15		15	-	15	-	ns
Address Valid to End of Write	t _{AW}	15	-	15	-	15	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	15	-	15	-	15	-	ns
Write Recovery Time	t_{w_B}	0	-	0	-	0	-	ns
Write to Output in High Z	$t_{w \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	0	10	0	10	0	10	ns
Data to Write Time Overlap	t _{DW}	10	-	10	-	10	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	t _{ow}	5	-	5	-	5	-	ns

PUMA 2/77S16000 - 020/025/35 ISSUE 4.2 : November 1998


Read Cycle Timing Waveform(12)



Notes:


- (1) During the Read Cycle, WE is high for the module.
- (2) Address valid prior to or coincident with $\overline{\text{CS}}$ transition Low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform



ISSUE 4.2: November 1998 PUMA 2/77S16000/A - 020/025/35


Write Cycle No.2 Timing Waveform (5)



AC Characteristics Notes

- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{ws} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. $(\overline{OE}=V_{\parallel})$
- (6) D_{OUT} is in the same phase as written data of this write cycle.
- (7) D_{OUT} is the read data of next address.
- (8) If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9) t_{WHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Low V_{cc} Data Retention Timing Waveform




PUMA 2/77S16000 - 020/025/35 ISSUE 4.2 : November 1998

Package Details

PUMA 77S16000





PUMA 2S16000



PUMA 77S16000

PUMA 77S16000A





PUMA 2S16000

(0) (2) (3) (4) (5) (5) (7) (8) (9) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	① WE 39 82 49 82 59 11 69 42 69 82 6	② D15 ② D14 ③ D13 ③ D12 ② VIEW OE FROM A17 ABOVE ③ WE1 ③ D7 G0 D6	⊕ ᡚ ֎ A8 A5 A2 ⊕ ᡚ ֎ A9 WE3 D23 ⊕ ᡚ ֎
(1) (2) (3) (4) (5) (6)	(B) 50 (B) 10 (B	D7	A9 WE3 D23 (2) (3) (4) D16 CS3 D22 (3) (5) (5) D17 GND D21


Military Screening Procedure

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

MB MULTICHIP MODULE SCREENING FLOW					
SCREEN	TEST METHOD	LEVEL			
Visual and Mechanical					
Internal visual Temperature cycle Constant acceleration	2017 Condition B or manufacturers equivalent 1010 Condition B (10 Cycles,-55°C to +125°C) 2001 Condition E (Y ₁ only) (10,000g)	100% 100% 100%			
Burn-In					
Pre-Burn-in electrical Burn-in	Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min	100% 100%			
Final Electrical Tests	Per applicable Device Specification				
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%			
Functional	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%			
Switching (ac)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%			
Percent Defective allowable (PDA)	Calculated at post burn-in at T _A =+25°C	10%			
Hermeticity	1014				
Fine	Condition A	100%			
Gross	Condition C	100%			
Quality Conformance	Per applicable Device Specification	Sample			
External Visual	2009 Per vendor or customer specification	100%			

ISSUE 4.2: November 1998 PUMA 2/77S16000/A - 020/025/35

Ordering Information



Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.