# Am27C040

# 4 Megabit (524,288 x 8-Bit) CMOS EPROM



#### **DISTINCTIVE CHARACTERISTICS**

- Fast access time
  - 90 ns
- Low power consumption
  - 100 μA maximum CMOS standby current
- JEDEC-approved pinout
  - Plug in upgrade of 1 Mbit EPROM and 2 Mbit EPROMs
  - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite<sup>™</sup> programming
  - Typical programming time of 1 minute
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC, and PLCC packages require no hardware change for upgrades to 8 Mbits
- DESC SMD No. 5962-91752

#### GENERAL DESCRIPTION


The Am27C040 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 512K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C040 offers separate Output Enable (OE) and Chip Enable (CE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100  $\mu$ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C040 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming time of 1 minute.



Publication# 14971 Rev. D Amendment/0

Issue Date: July 1994

14971D-1




#### **PRODUCT SELECTOR GUIDE**

Family Part No.	Am27C040									
Ordering Part No:										
Vcc ±5%	-95					-255				
Vcc ±10%		-100	-120	-150	-200	-250				
Max Access Time (ns)	90	100	120	150	200	250				
CE (E) Access (ns)	90	100	120	150	200	250				
OE (G) Access (ns)	40	40	50	65	75	75				

#### **CONNECTION DIAGRAMS**

## **Top View**



#### Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.


# PIN DESIGNATIONS

 $\begin{array}{lll} \hbox{A0-A18} & = & \hbox{Address Inputs} \\ \hline \hline \hbox{CE ($\overline{\text{E}}$)/$PGM ($\overline{\text{P}}$)} & = & \hbox{Chip Enable Input} \\ \hline \hbox{DQ0-DQ7} & = & \hbox{Data Input/Outputs} \\ \hline \hline \hbox{OE ($\overline{\text{G}}$)} & = & \hbox{Output Enable Input} \\ \hline \hbox{Vcc} & = & \hbox{Vcc Supply Voltage} \\ \end{array}$ 

Program Input Voltage

Vss = Ground

#### LOGIC SYMBOL




2

 $V_{PP}$ 

Am27C040

0257528 0032957 081 🖿

#### **TSOP PACKAGE**




27C040 EPROM in 32 Lead TSOP

# ORDERING INFORMATION

#### **EPROM Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C040-95	DC					
AM27C040-100	DC, DCB, DI, DIB, LC, LCB					
AM27C040-120						
AM27C040-150	DC, DCB, DE, DEB,					
AM27C040-200	DI, DIB, LC, LCB, LI, LIB, LE, LEB					
AM27C040-255	2, 2, 2, 22					

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



# **ORDERING INFORMATION**

# **OTP Products (Preliminary)**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27C040-95	PC, JC, EC				
AM27C040-100	0-100				
AM27C040-120	DO 10 DI				
AM27C040-150	PC, JC, PI, JI, EC, EI				
AM27C040-200	01, 20, 21				
AM27C040-250					


#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **MILITARY ORDERING INFORMATION**

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C040-120						
AM27C040-150						
AM27C040-200	/BXA, /BUA					
AM27C040-250						

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### **FUNCTIONAL DESCRIPTION**

#### Erasing the Am27C040

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C040 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C040. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000  $\mu\text{W}/\text{cm}^2$  for 15 to 20 minutes. The Am27C040 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C040, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C040 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### Programming the Am27C040

Upon delivery, or after each erasure, the Am27C040 has all 4,194,304 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C040 through the procedure of programming.

The programming mode is entered when 12.75 V  $\pm$  0.25 V is applied to the V<sub>PP</sub> pin,  $\overline{\text{CE}/\text{PGM}}$  is at V<sub>IL</sub> and  $\overline{\text{OE}}$  is at V<sub>IH</sub>.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100  $\mu$ s programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C040. This part of the algorithm is done at  $V_{CC}$  = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at  $V_{CC}$  =  $V_{PP}$  = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

#### **Program Inhibit**

Programming of multiple Am27C040s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE/PGM}}$ , all like inputs of the parallel Am27C040 may be common. A TTL low-level program pulse applied to an Am27C040  $\overline{\text{CE/PGM}}$  input with  $V_{PP}=12.75~V~\pm~0.25~V$ , and  $\overline{\text{OE}}$  HIGH will program that Am27C040. A high-level  $\overline{\text{CE/PGM}}$  input inhibits the other Am27C040s from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{OE}$  and  $\overline{CE}/\overline{PGM}$  at  $V_{IL}$ , and  $V_{PP}$  between 12.5 V and 13.0 V.

#### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  ambient temperature range that is required when programming the Am27C040.

To activate this mode, the programming equipment must force 12.0 V  $\pm$  0.5 V on address line A9 of the Am27C040. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during auto select mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and Byte 1 (A0 =  $V_{IH}$ ), the device identifier code. For the Am27C040, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### Read Mode

The Am27C040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE/PGM}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{\text{CE/PGM}}$  to output (tce). Data is available at the outputs toe after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE/PGM}}$  has been LOW and addresses have been stable for at least tacc – toe.

# Standby Mode

The Am27C040 has a CMOS standby mode which reduces the maximum  $V_{CC}$  current to 100  $\mu$ A. It is placed in CMOS-standby when  $\overline{CE/PGM}$  is at  $V_{CC} \pm 0.3$  V. The Am27C040 also has a TTL-standby mode which reduces the maximum  $V_{CC}$  current to 1.0 mA. It is placed in TTL-standby when  $\overline{CE/PGM}$  is at  $V_{IH}$ . When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{\text{CE}/\text{PGM}}$  be decoded and used as the primary device-selecting function, while  $\overline{\text{OE}}$  be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu\text{F}$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu\text{F}$  bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### MODE SELECT TABLE

Mode	Pins	CE/PGM	ŌĒ	A0	A9	Vpp	Outputs
Read		V <sub>IL</sub>	VIL	Х	Х	Х	Dout
Output Disab	le	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х	High Z
Standby (TTL	_)	ViH	Х	Х	Х	X	High Z
Standby (CM	OS)	V <sub>CC</sub> ± 0.3 V	Х	Х	Х	Х	High Z
Program		ViL	V <sub>IH</sub>	Х	Х	V <sub>PP</sub>	Din
Program Veri	Program Verify		VIL	Х	Х	Vpp	Dout
Program Inhibit		V <sub>IH</sub>	Х	Х	X	V <sub>PP</sub>	High Z
Auto Select	Manufacturer Code	VıL	V <sub>IL</sub>	VIL	VH	Х	01H
(Note 3)	Device Code	V <sub>IL</sub>	VIL	V <sub>tH</sub>	V <sub>H</sub>	Х	9BH

#### Notes:

- 1.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X can be either VIL or VIH
- 3.  $A1-A8 = A10-A18 = V_{IL}$

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature:
OTP Products65°C to +125°C
All Other Products65°C to +150°C
Ambient Temperature with Power Applied –55°C to +125°C
Voltage with Respect to Vss: All pins except A9, V <sub>PP</sub> , and
Vcc (Note 1)0.6 V to Vcc + 0.6 V
A9 and V <sub>PP</sub> (Note 2)0.6 V to 13.5 V
Vcc0.6 V to 7.0 V

#### Notes:

- 1. During transitions, the input may overshoot  $V_{SS}$  to -2.0~V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to  $V_{CC}$  + 2.0 V for periods of up to 20 ns.
- 2. During transitions, A9 and  $V_{PP}$  may overshoot  $V_{SS}$  to  $-2.0\,V$  for periods of up to 20 ns. A9 and  $V_{PP}$  must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (Tc)55°C to +125°C
Military (M) Devices
Case Temperature (Tc)55°C to +125°C
Supply Read Voltages:
V <sub>CC</sub> for Am27C040-XX5 +4.75 V to +5.25 V
V <sub>CC</sub> for Am27C040-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, and 4) (for APL products, Group A, Subgroups 1, 2, 3, 6, and 7 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	Ioн = -400 μA		2.4		V
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	V
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.5	+0.8	V
ILI Input	Input Load Current	VIN = 0 V to Vcc	C/I Devices		1.0	μА
			E/M Devices		5.0	
lLO	Output Leakage Current	Vout = 0 V to Vcc			5.0	μА
ICC1	Vcc Active Current (Note 3)	CE = VIL, f = 10 MHz,	C/I Devices		30	
		Iout = 0 mA	E/M Devices		60	mA
lcc2	Vcc TTL Standby Current	CE = VIH			1.0	mA
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V			100	μА
IPP1	VPP Current During Read	CE = OE = VIL, VPP = V		100	μА	

#### Notes:

- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
- 2. Caution: The Am27C040 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 3.  $I_{CC1}$  is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
   Maximum DC Voltage on output pins is V<sub>CC</sub> + 0.5 V, which may overshoot to V<sub>CC</sub> + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

#### **CAPACITANCE**

Parameter	Test	CD	V032	CLV	/032	PD	032	PL	032	TS	032	
Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Input Capacitance	Vin = 0 V	10	12	8	10	10	12	8	10	10	12	ρF
Output Capacitance	Vout = 0 V	12	15	9	12	12	15	9	12	12	14	ρF
	Description Input Capacitance	DescriptionConditionsInput CapacitanceVIN = 0 V	DescriptionConditionsTypInput CapacitanceVIN = 0 V10	DescriptionConditionsTypMaxInput CapacitanceVIN = 0 V1012	DescriptionConditionsTypMaxTypInput CapacitanceVIN = 0 V10128	DescriptionConditionsTypMaxTypMaxInput CapacitanceVIN = 0 V1012810	DescriptionConditionsTypMaxTypMaxTypInput CapacitanceVIN = 0 V101281010	DescriptionConditionsTypMaxTypMaxTypMaxInput CapacitanceVIN = 0 V10128101012	Description Conditions Typ Max Typ Max Typ Max Typ Input Capacitance VIN = 0 V 10 12 8 10 10 12 8	DescriptionConditionsTypMaxTypMaxTypMaxTypMaxTypMaxInput CapacitanceVIN = 0 V10128101012810	Description Conditions Typ Max Typ Max Typ Max Typ Max Typ Input Capacitance VIN = 0 V 10 12 8 10 10 12 8 10 10	Description Conditions Typ Max Typ Max Typ Max Typ Max Typ Max Typ Max Input Capacitance VIN = 0 V 10 12 8 10 10 12 8 10 10 12

#### Note:

# SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, and 4) (for APL products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

Parameter Symbols					Am27C040						
	Standard	Parameter Description	Test Conditions		-95	-100	-120	-150	-200	-255 -250	Unit
tavqv	tacc	Address to Output Delay	CE = OE = VIL	Min Max	95	100	120				ns
telav	tce	Chip Enable to Output Delay	OE = VIL	Min Max			120	150	200	250	ns
tglav	toE	Output Enable to Output Delay	CE ≃ VIL	Min Max	95 40	100 40	120 50	150 55	60	250	ns
tehoz tghoz	tDF (Note 2)	Chip Enable HIGH or Output Enable		Min	40	0	0	0	0	60 0	
	(11010 2)	HIGH, whichever comes first, to Output Float		Max	30	30	30	30	40	60	ns
taxqx	tон	Output Hold from Addresses, CE, or		Min	0	0	0	0	0	0	
		OE, whichever occurred first		Max	0						ns

#### Notes:


- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C040 must not be removed from, or inserted into a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and  $C_L = 100 \text{ pF}$ ,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 V to 2.4 V,

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V


<sup>1.</sup> This parameter is only sampled and not 100% tested.

# **SWITCHING TEST CIRCUIT**




C<sub>L</sub> = 100 pF including jig capacitance

# **SWITCHING TEST WAVEFORM**




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

#### **KEY TO SWITCHING WAVEFORMS**



## **SWITCHING WAVEFORM**




#### Notes:

- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

#### **CDV032**


# 32-Pin Ceramic Dual-In-Line Package with UV Lens (measured in inches)



16-000038H-3 CDV032 DB11 6-17-94 ae


#### **CLV032**

# 32-Pin Rectangular Ceramic Leadless Chip Carrier with UV Lens (measured in inches)




## PD 032

# 32-Pin Plastic Dual-In-Line Package (measured in inches)




PL 032 32-Pin Plastic Leaded Chip Carrier (measured in inches)



#### TS 032

# 32-Pin Standard, Thin Small Outline (measured in millimeters)



#### **Trademarks**

Copyright © 1994 Advanced Micro Devices, Inc. All rights reserved.

AMD and the AMD logo are registered trademarks of Advanced Micro Devices, Inc.

Flashrite is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

<sup>\*</sup>For reference only, not drawn to scale. BSC is an ANSI standard for Basic Space Centering.

#### Sales Offices

North Americal	n		
ALABAMA			9122
ARIZONA			
CALIFORNIA,		······································	
Culver City		(310) 645-	1524
Newport Beach		(714) 752-	6262
Sacramento(Rosevill	e)	(916) 786-	6700
San Diego		(619) 560-	7030
San Jose		(408) 922-	0500
Woodland Hills	•••••	(818) 878-	9988
CANADA, Ontario,			
		(613) 592-	
		(416) 222-	
COLORADO		(303) 741-	2900
CONNECTICUT	••••	(203) 264-	7800
FLORIDA,			
		(813) 530-	
		(407) 361-	
		(407) 862-	
GEORGIA			
IDAHO		(208) 377-	0393
ILLINOIS,		/344) 554	4466
Unicago (Itasca)		(708) 773-	4422
		(708) 505-	
MARYLAND MASSACHUSETTS		-186 (301)	3/90
MINNESOTA		(617) 273- (612) 039	0001
NEW JERSEY,	••••••	(012) 936-	0001
Cherry Hill		(609) 662-	2900
		(201) 299-	
NEW YORK.		(201)	
		(914) 279-	8323
		(716) 425-	
NORTH CAROLINA		(, , , , , , , , , , , , , , , , , , ,	
		(704) 875-	3091
		(919) 878-	
OHIO,		` ,	
Columbus (Westervill	e)	(614) 891-	6455
Dayton		(513) 439-	0268
OREGON		(503) 245-	0800
PENNSYLVANIA		(215) 398-	8006
TEXAS,			
Austin		(512) 346-	7830
Dallas		(214) 934-	9099
Houston	•••••	(713) 376-	8084
International			
BELGIUM, Antwerpen			12.00
	EAY	(03) 349 /	15 42
FRANCE, Paris	TEI	(U3) 248 4 11\ 10_75 1	10 42
7.104402, 1 4113	FAX	(1) 49-75-1	10-13
GERMANY,		(1) 40-70-1	
	TEL	(06172)-2	4061
_	FAX	(06172)-2	3195
München	TEL	(089) 450	053-0
	FAX	(089) 40	6490
HONG KONG,	TEL	(852) 865-	4525
Wanchai	FAX	(852) 865-	4335
ITALY, Milano	TEL	(02) 339	0541
IADAN	FAX	(02) 3810	3458
JAPAN,	TEI	(00) 00 10	7550
токуо	I EL	(03) 3346-	/55U
Osaka	TFI	(03) 3342- (06) 243-	33EU
Osana	FAX	(06) 243-	3250 3253
KOREA, Seoul	TEL	(82) 2-784-	0030
,	FAX	(82) 2-784-	8014
			~ + · T

International (co	ontinued)	
LATIN AMERICA, Ft. Lauderdale	TFI	(305) 484-8600
, t. 2400010470	FAX	(305) 485-9736
SINGAPORE	TEL	(65) 3481188
	FAX	(65) 3480161
SWEDEN,	TCI	(00) 00 04 00
Stockholm area	! EL	(08) 98 61 80
(Bromma) TAIWAN, Taipei	TFI	(886) 2-7153536
	FAX	(886) 2-7122183
UNITED KINGDOM.		
Manchester area	TEL	(0925) 830380
(warrington)	FAX	(0925) 830204 (0483) 740440
(Woking)	FAX	(0483) 756196
(Troming)	777	(0400) 700150
North America	n Represent	tatives
CANADA	·	
Burnaby, B.C DA'	VETEK MARKETIN	G (604) 430-3680
		S (613) 592-0060
Mississauga, Ontario	o –	(905) 564-9720
Lachine, Quebec – VIT	CS	(905) 564-9720
ILLINOIS	EL ELECTRONICS	(514) 636-5951
Skokie – INDUSTRIA	<b>X</b> L	
		(708) 967-8430
IOWA		• •
		(319) 377-4666
KANSAS	041.50	
Merriam - LOHENZ	SALES	(913) 469-1312 (316) 721-0500
MEXICO	SALES	(316) /21-0500
	KA ELECTRONICA	(619) 498-8340
Guadalajara - SONI	KA ELECTRONICA	(523) 647-4250
Mexico City – SONII	KA ELECTRONICA	(523) 754-6480
	A ELECTRONICA	(523) 358-9280
MICHIGAN	( O N E O INO	(0.10) 000 0.110
Brighton COM-TEN	K SALES, INC	(616) 335-8418
MINNESOTA	N SALES, INC	(313) 221-0001
	les. Inc.	(612) 941-9790
MISSOURI		
	•••••	(314) 997-4558
NEBRASKA		(400) 475 4000
NEW MEXICO		(402) 475-4660
	STATES	(505) 883-4343
NEW YORK		
		(315) 437-8343
Hauppauge – COMF	PONENT	.=
OHIO	С	(516) 273-5050
	ISS BOOT & CO	(513) 433-6776
Westlake - DOLFUS	SS ROOT & CO	(216) 899-9370
PENNSYLVANIA		
	CO.,INC	(412) 242-9500
PUERTO RICO		/ <b></b>
COMP REP ASSOC	, INC	(809) 746-6550
	BKETING	(801) 288-2500
WASHINGTON	, tris= 1117	(001) 200-2000
	AL SALES	(206) 821-7442
WISCONSIN		
Brookfield - INDUST		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
HEPHESENIATIVES	,INC	(414) 574-9393

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450 APPLICATIONS HOTLINE & LITERATURE ORDERING • TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1994 Advanced Micro Devices, Inc. CP-8.8M-7/94-0 4/7/94 14971D Printed in USA