



VM310/VM310R

6-CHANNEL, FERRITE HEAD READ/WRITE PREAMPLIFIER

July, 1991


FEATURES

- · Enhanced System Write to Read Recovery Time
- · Power-Up/Power-Down Write Protection
- Plug Compatible to the VTC VM117
- · Operates on +5V and +12V Power Supplies
- Write-Unsafe Detection Circuitry
- Programmable Write-Current Source
- TTL-Compatible Control Lines
- Low Input Noise of 1.4nV/ √Hz maximum
- For Use With Center-Tapped Ferrite Heads
- Optional Internal Head Damping Resistors
- · Available in 2, 4, or 6 Channels
- · Mirror Image Pinout Option Available


DESCRIPTION

The VM310/VM310R is a bipolar, monolithic read/write preamp circuit, designed for use with center-tapped ferrite recording heads. The circuit provides a low-noise read data path for signals from the disk in the read mode and provides write-current control for data written on the disk in the write mode.

BLOCK DIAGRAM



CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Power Supply Vo	ltages:	
		0.3V to 14V
Pin Voltages:		0.5 • 10 0 •
	IS)	-0.3V to Voo + 0.3V
	WUS)	
	ut (WDI)	
	lect (R/W)	0.3A to ACC + 0.3A
Output Current:		
Write Current (lw)	60mA
Read Data (RD	X, RDY)	10mA
Center Tap Cu	rrent (ICT)	60mA
Write Unsafe (\	WUS)	12mA
Operating Tempe	rature Range	0 to 70°C
Storage Tempera	ature Range	65 to 150°C
Lead Temperatur	re (Soldering 60 Sec.) .	300°C
	ature	
Thermal Charact		
20-lead SOIC		65°C/W
24-lead SOIC		
24-lead P-DIP		
28-lead SOIC		
28-lead PLCC		0500444
20-lead PLUU		

RECOMMENDED OPERATING CONDITIONS

12V ± 10%
7.0V to VDD1
5V ± 10%
2.5 - 15μH
750Ω
120Ω ± 5%
0 to 100μA
10 to 50mA
25° to +125°C

Note 1: VM310/VM310R has head damping resists placed on the chip; the standard value is $750\Omega \pm 20\%$.

Note 2: Resistor (RCT) used to limit power dissipation.

CIRCUIT OPERATION

The VM310 addresses up to six center-tapped ferrite heads and operates as a write-current switch in the write mode and as a low-noise differential amplifier in the read mode. Head selection is controlled by HS0, HS1 and HS2 lines and mode select is controlled by the CS and R/W select lines as shown in Tables 1 and 2. Both CS and R/W have internal pull-up resistors to prevent accidental write condition. Unsafe conditions are indicated by the WUS line.

Write Mode

In the write mode, the VM310 operates as a write-current switch. Write current is supplied by an internal current source. The magnitude of the write current is determined by an external resistor connected between WC and ground. The head current is switched between the X and Y side of a selected head by falling transitions on WDI (write data input). When switching to the write mode from the read mode, the write data flip-flop is intialized to pass head current through the X side of the head.

The write unsafe (WUS), open collector output, will give a high level for any of the following unsafe conditions:

- Open Head
- No Write Current
- Read Mode
- Idle Mode
- · Write Data Frequency Too Low
- Head Center-Tap Open

After the fault condition is corrected, it takes two negative transitions on WDI to clear the WUS line. To further protect accidental writing to the disk, a voltage fault detection circuit ensures no write current during power loss or power sequencing. An enhanced write to read recovery time is achieved by maintaining a constant common mode level on the RDX, RDY outputs between write and read modes.

Write mode power dissipation may be minimized by connecting a resistor (RCT) between VDD2 and VDD1. The optimum value for RCT is 120x40/lw (lw in mA). At write currents below 15mA, the read mode dissipation is higher than write mode and need not be used. In this case VDD2 is connected to VDD1.

Read Mode

In the read mode the circuit operates as a low-noise differential amplifier. The write-current source is turned off and the write-data flip-flop is set. The selected head provides a differential input. The RDX and RDY pins provide differential emitter follower outputs which are in phase with the X and Y inputs and should be AC coupled to the load. Write current is deactivated for both the read and idle mode so that external gating is not required.

Idle Mode

In the idle mode $(\overline{\text{OS}} = \text{high level})$ both the read amp and write driver are disabled and the devices power dissipation is minimal. The internal write current reference is disabled and the RDX, RDY outputs are in a high impedance state. Hence, for multiply chip usage. The RDX, RDY outputs maybe wire OR'ed, and a common write current resistor (RWC) may be used to set the write current.

- Read-to-Write Recovery should be enhanced when doing a DC erase. Layout of the chip minimizes thermal effects on the read amp for improved write-to-read recovery.
- The write unsafe circuit has a much larger inductance range and is not dependent on the magnitude of lw. This part will serve a wider range of head loads and write current values.

PIN DESCRIPTIONS

NAME	1/0	DESCRIPTION
HS0-HS2		Head Select Inputs
cs	1	Chip Select: a low level enables device
RW	l l	Read/Write: a high level selects read mode
wus	0*	Write Unsafe: a high level indicates an unsafe writing condition
WDI	ı	Write Data In: negative edge toggles the head current
H0X-H5X H0Y-H5Y	1/0	X,Y head connections
RDX, RDY	0*	X,Y Read Data: diff. read signal outputs
wc		Write Current: used to set the magnitude of the write current
VCT		Voltage Center Tap: voltage source for head center tap
VCC		+5 V
VDD1		+12 V
VDD2		Positive power supply for the center tap voltage source
GND		Ground

^{*} For multiple chip usage, these signals can be wire OR'ed

Table 1: Head Select

HS0	HS1	HS2	HEAD
L	L	L	0
Н	L	L	1
L	Н	L	2
Н	Н	L	3
L	L	Н	4
Н	L	Н	5
Х	Н	Н	None

Table 2: Mode Select

<u>cs</u>	R/\overline{W}	MODE
L	L	Write
L	Н	Read
Н	X	ldle

Table 3: External Resistor vs. Write Current

External resistor vs. DC write head terminal X or Y with V Crespective X or Y terminal.	current I W into the selected T shorted only to the
External Resistor	Write Current
R _{WC} (Ω)	1 W (mA)
249	10
124	20
82.5	30
61.9	40

Note: Effective current I_{FLUX} generated in the magnetic head is related to I_{W} by the expression:

$$I_{FLUX} = I_W \left(\frac{n_D}{R_H + R_D} \right)$$

Where R_H equals the full coil resistance of a center-tapped ferrite head and R_D is the damping resistor connected internally or externally between the X and Y terminals. Nominal internal resistance on VM310R is 750 Ω .

DC CHARACTERISTICS

Unless otherwise specified, V_{DD1} = 12V ±10%, V_{CC1} = V_{CC2} = 5V ±10%, T_A = 25°C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY					<u> </u>	
		Read Mode		19	25	mA
	1 _{DD}	Write Mode		9 + IW	12 + I W	
Positive Supply Current		Idle Mode		9	25	
	Icc	Read Mode	**	11	15	
	,00	Write Mode		13	18	mA
Positive Supply Current	Icc	Idle Mode		9	12	mA
		Idle Mode			200	
Power Supply Dissipation	PD	Read Mode			425	mV
T _A = 70°C		Write Mode I _W = 40mA, R _{CT} = 120Ω			500	
		Write Mode I _W = 40mA, R _{CT} = 0Ω			675	
DIGITAL TTL INPUTS: CS,	R/W, HS,	WDI				
Input High Voltage	VIH		2	T	V _{CC} + 0.3	V
Input Low Voltage	۷IL		-0.3		0.8	V
Input High Current	ΙΗ	VIH = 2.0V, VCC = 5.5V	-400		100	μА
Input Low Current	IIL	V _{IL} = 0.4V, V _{CC} = 5.5V	-0.4	-	1	mA
VUS OUTPUT				·	+	
Low Voltage	VOL	I _{OL} = 8 mA (Safe)			0.5	V
High Current	ГОН	V _{OH} = 5V (Unsafe)			100	μA
EAD CENTER TAP VOLT	AGES			·	+	<u> </u>
Read Mode	VCT	Read Mode		4.2		
Write Mode	[∨] ст	Write Mode	***	6.6	$\uparrow \uparrow$	

READ CHARACTERISTICS Unless otherwise specified, $I_W = 40mA$, $L_H = 2.5\mu H$, $R_D = 750\Omega$, $f_{DATA} = 5MHz$, C_L (RDX, RDY) $\leq 20pF$, $T_A = 25^{\circ}C$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain	Av	V _{IN} = 1mVrms, f = 500KHz RL (RDX,RDY) = 1KΩ	85		115	V/V
Dynamic Range	DR	DC input voltage where AC gain falls 10%, V _{IN} = V _{DC} + 0.5mVp-p f = 500KHz	-3		3	mV
Bandwidth (- 3dB)	BW	VIN =1 mVp-p, ZS < 5Ω	30			MHz
Input Noise Voltage	ein	LH = 0, R _H = 0, BW = 15MHz		1.2	1.4	nV/√Hz
Differential Input Capacitance	CIN	f = 5MHz			20	pF
Differential Input Resistance	R _{IN}	VM310, f = 5MHz	2			ΚΩ
Differential imput riesistance		VM310R, f = 5MHz	460		860	Ω
Input Current (per side)	liN				80	μА
Common Mode Rejection Ratio	CMRR	V _{CM} = V _{CT} + 100mV _p -p, f = 5MHz	50			dB
Power Supply Rejection Ratio	PSRR	V _{DD} or V _{CC} = 100mVp-p, f = 5MHz	45		T	dB
Channel Separation	cs	V _{IN} = 100mVp-p, f = 5MHz Three channel driven, selected channel measured	45			dB
Output Offset Voltage	vos		-200		200	mV
Common Mode Output Voltage	V _{ОСМ}		4.5		6.5	V
Head Center Tap Voltage	Vст	Read Mode		4.2		V
Single-Ended Output Resistance	R _{SEO}			-	30	Ω
Output Current	lout	AC coupled load, RDX, RDY	2.1		1	mA
Head Current (per side)	¹ H	Read or Idle Mode 0V ≤ VCC≤ 5.5V 0 ≤ VDD1≤ 13.2V	-200		200	μА

WRITE CHARACTERISTICS Unless otherwise specified, $I_W = 40mA$, $L_H = 2.5\mu H$, $R_D = 750\Omega$, $f_{DATA} = 5MHz$, C_L (RDX, RDY) $\leq 20pF$, $T_A = 25^{\circ}C$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Write Current Range	ΙW	(See table 3)	10		40	mA
Write Current Tolerance	ΔlW	Over I _N range	-5		+5	%
Differential Head Voltage	VDH		7			Vp-p
Current Gain	A ₁			.99		mA/mA
Unselected Head Current	luH				2	mA p-p
Head Current Propagation Delay	t PD	$L_{H} = 0\mu H$, $R_{H} = 0$, 50% WDI to 50% I W			30	ns
Rise/Fall Time	t _r , t _f	L _H = 0μH, R _H = 0, 10% to 90%	5		20	ns
Symmetry	S	[(t _r -t _f)/2]			2	ns
Differential Output Resistance	R _{OUT}	VM310 only	10			ΚΩ
Dinerential Output Resistance		VM310R	600		960	Ω
Differential Output Capacitance	COUT	f = 5MHz			15	pF
WDI Transition Frequency	fmin	WUS = low	250			KHz
Center Tap Voltage	VCT	Write Mode		6.6		\ \
Head Current (per side)	1н	Write Mode; 0 ≤ V _{CC} ≤ 3.7V; 0 ≤ V _{DD1} ≤ 8.7V	-200		200	μА
RDX,RDY Output Offset Voltage	Vos	Write or Idle Mode	-20		20	mV
RDX, RDY Common Mode Output Voltage	Vсм	Write or Idle Mode		5.3		V
RDX, RDY Leakage	ΙL	RDX, RDY = 6V, Write or Idle Mode	-100	1	100	μА
Unselected Leakage Current	1UH				85	μА

SWITCHING CHARACTERISTICS Unless otherwise specified, $l_W = 40 \text{mA}$, $l_H = 2.5 \mu \text{H}$, $R_D = 750 \Omega$, $f_{DATA} = 5 \text{MHz}$, C_L (RDX, RDY) $\leq 20 \text{pF}$, $T_A = 25 ^{\circ}\text{C}$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Read-to-Write Switching Delay	^t RW	50% of R/W to 90% of write output envelope			1	μѕ
Write-to-Read Switching Delay	twR	50% of R/W to 90% of 100mVp-p RDX, RDY envelope		-	1	μs
Idle-to-Write Switching Delay	t IW	50% of CS to 90% of write output envelope			1	μs
Idle-to-Read Switching Delay	^t IR	50% of CS to 90% of 100mVp-p RDX, RDY envelope			1	μs
Write-to-Idle Switching Delay	tWI	50% of $\overline{\text{CS}}$ to 10% of write output envelope			1	μs
Read-to-Idle Switching Delay	t _{RI}	50% of $\overline{\text{CS}}$ to 10% of RDX, RDY envelope			1	μѕ
Head Select Switching Delay	^t HS	50% of HS transition to 90% of 100mVp-p RDX, RDY envelope from selected head			1	μѕ
Write Unsafe Delay Safe to Unsafe	t _{D1}	Gate WDI. Measure from 50% of last data pulse to 50% WUS. IW= 10 to 40mA	1.6		8	μѕ
Write Unsafe Delay Unsafe to Safe	t _{D2}	Gate WDI. Measure from 50% of falling edge of first data pulse to 50% WUS, IW=10mA			1	μs




Figure 1: Write Mode Timing Diagram