

2.5 V Low Profile 184-pin Registered DDR-I SDRAM Modules

128MB, 256MB, 512MB, 1GByte & 2GByte Modules

PC1600 & PC2100

Target Datasheet Rev. 0.6 (10.01)

- 184-pin Registered 8-Byte Dual-In-Line DDR-I SDRAM Module for "1U" PC, Workstation and Server main memory applications
- One bank 16M x 72, 32M x 72, 64M x 72 and two bank 128M x 72 and 256M x 72 organization
- JEDEC standard Double Data Rate Synchronous DRAMs (DDR-I SDRAM) with a single + 2.5 V (± 0.2 V) power supply
- Built with DDR-I SDRAMs in 66-Lead TSOPII package
- Programmable $\overline{\text{CAS}}$ Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
- Performance:
- Auto Refresh (CBR) and Self Refresh
- All inputs and outputs SSTL_2 compatible
- Re-drive for all input signals using register and PLL devices.
- Serial Presence Detect with E²PROM
- Low Profile Modules form factor: 133.35 mm x 30.40 mm (1.2") x 4.00 mm (6,80 mm with stacked components)
- Based on Jedec standard reference card layouts RawCard "L", "M"
- Gold plated contacts

		-7	-8	Unit
	Component Speed Grade	DDR266A	DDR200	
	Module Speed Grade	PC2100	PC1600	
f_{CK}	Clock Frequency (max.) @ CL = 2.5	143	125	MHz
f_{CK}	Clock Frequency (max.) @ CL = 2	133	100	MHz

The HYS72Dxx5x0GR are low profile versions of the standard Registered DIMM modules with 1.2" inch (30,40 mm) height for 1U Server Applications. The Low Profile DIMM versions are available as 16M x 72 (128MB), 32M x 72 (256MB), 64M x 72 (512MB), 128M x 72 (1 GB) and 256M x 72 (2GB). The memory array is designed with Double Data Rate Synchronous DRAMs for ECC applications. All control and address signals are re-driven on the DIMM using register devices and a PLL for the clock distribution. This reduces capacitive loading to the system bus, but adds one cycle to the SDRAM timing. A variety of decoupling capacitors are mounted on the PC board. The DIMMs feature serial presence detect based on a serial E²PROM device using the 2-pin I²C protocol. The first 128 bytes are programmed with configuration data and the second 128 bytes are available to the customer.

Ordering Information

Type	Compliance Code	Description	SDRAM Technology	Module height
PC2100 (CL=2):				
HYS72D16500GR-7	PC2100R-20330-L	one bank 128 MB Reg. DIMM	128 MBit (x8)	1.2"
HYS 72D32501GR-7	PC2100R-20330-M	one bank 256 MB Reg. DIMM	128 MBit (x4)	1.2"
HYS 72D32500GR-7	PC2100R-20330-L	one bank 256 MB Reg. DIMM	256 MBit (x8)	1.2"
HYS 72D64500GR-7	PC2100R-20330-M	one bank 512 MB Reg. DIMM	256 Mbit (x4)	1.2"
HYS 72D128520GR-7	PC2100R-20330- *)	two banks 1 GByte Reg. DIMM	256 MBit (x4) (stacked)	1.2"
HYS 72D256520GR-7	PC2100R-20330-*)	two banks 2 GByte Reg. DIMM	512 MBit (x4) (stacked)	1.2"
PC1600 (CL=2):				
HYS72D16500GR-8	PC1600R-20220-L	one bank 128 MB Reg. DIMM	128 MBit (x8)	1.2"
HYS 72D32501GR-8	PC1600R-20220-M	one bank 256 MB Reg. DIMM	128 MBit (x4)	1.2"
HYS 72D32500GR-8	PC1600R-20220-L	one bank 256 MB Reg. DIMM	256 MBit (x8)	1.2"
HYS 72D64500GR-8	PC1600R-20220-M	one bank 512 MB Reg. DIMM	256 Mbit (x4)	1.2"
HYS 72D128520GR-8	PC1600R-20220-*)	two banks 1 GByte Reg. DIMM	256 MBit (x4) (stacked)	1.2"
HYS 72D256520GR-8	PC1600R-20220-*)	two banks 2 GByte Reg. DIMM	512 MBit (x4) (stacked)	1.2"

Notes:

1. All part numbers end with a place code (not shown), designating the silicon-die revision. Reference information available on request. Example: HYS 72D32500GR-8-A, indicating Rev.A die are used for SDRAM components.
2. The Compliance Code is printed on the module labels and describes the speed sort fe. "PC2100R", the latencies (f.e. "20330" means CAS latency = 2.5, trcd latency = 3 and trp latency =3) and the Raw Card used for this module
3. *) n.d.y.,.

Pin Definitions and Functions

A0 - A11,A12	Address Inputs (A12 for 256Mb & 512Mb based modules)	V _{DD}	Power (+ 2.5 V)
BA0, BA1	Bank Selects	V _{SS}	Ground
DQ0 - DQ63	Data Input/Output	V _{DDQ}	I/O Driver power supply
CB0 - CB7	Check Bits (x72 organization only)	V _{DDID}	VDD Identification flag
$\overline{\text{RAS}}$	Row Address Strobe	V _{DDSPD}	EEPROM power supply
$\overline{\text{CAS}}$	Column Address Strobe	V _{REF}	I/O reference supply
$\overline{\text{WE}}$	Read/Write Input	SCL	Serial bus clock
CKE0, CKE1	Clock Enable	SDA	Serial bus data line
DQS0 - DQS8	SDRAM low data strobes	SA0 - SA2	slave address select
CK0, $\overline{\text{CK0}}$	Differential Clock Input	NC	no connect
DM0 - DM8 DQS9 - DQS17	SDRAM low data mask/ high data strobes	DU	don't use
CS0 - $\overline{\text{CS1}}$	Chip Selects	$\overline{\text{RESET}}$	Reset pin (forces register inputs low) *)

*) for detailed description of the Power Up and Power Management on DDR Registered DIMMs see the Application Note at the end of this datasheet


Address Format

Density	Organization	Memory Banks	SDRAMs	# of SDRAMs	# of row/bank/ columns bits	Refresh	Period	Interval
128 MB	16M x 72	1	(128Mb) 16M x 8	9	12/2/10	4k	64 ms	15.6 μ s
256 MB	32M x 72	1	(128 Mb) 32M x 4	18	12/2/11	4k	64 ms	15.6 μ s
256 MB	32M x 72	1	(256Mb) 32M x 8	9	13/2/10	8k	64 ms	7.8 μ s
512 MB	64M x 72	1	(256Mb) 64M x 4	18	13/2/11	8k	64 ms	7.8 μ s
1 GB	128M x 72	2	(256Mb) 64M x 4	36 (stacked)	13/2/11	8k	64 ms	7.8 μ s
2 GB	256M x 72	2	(512Mb) 128M x 4	36 (stacked)	13/2/12	8k	64 ms	7.8 μ s


Pin Configuration

PIN#	Symbol	PIN#	Symbol	PIN#	Symbol		Symbol
1	VREF	48	A0	93	VSS	140	DM8/DQS17
2	DQ0	49	CB2	94	DQ4	141	A10
3	VSS	50	VSS	95	DQ5	142	CB6
4	DQ1	51	CB3	96	VDDQ	143	VDDQ
5	DQS0	52	BA1	97	DM0/DQS9	144	CB7
6	DQ2	KEY		98	DQ6	KEY	
7	VDD	53	DQ32	99	DQ7	145	VSS
8	DQ3	54	VDDQ	100	VSS	146	DQ36
9	NC	55	DQ33	101	NC	147	DQ37
10	RESET	56	DQS4	102	NC	148	VDD
11	VSS	57	DQ34	103	NC	149	DM4/DQS13
12	DQ8	58	VSS	104	VDDQ	150	DQ38
13	DQ9	59	BA0	105	DQ12	151	DQ39
14	DQS1	60	DQ35	106	DQ13	152	VSS
15	VDDQ	61	DQ40	107	DM1/DQS10	153	DQ44
16	DU	62	VDDQ	108	VDD	154	RAS
17	DU	63	WE	109	DQ14	155	DQ45
18	VSS	64	DQ41	110	DQ15	156	VDDQ
19	DQ10	65	CAS	111	CKE1	157	CS0
20	DQ11	66	VSS	112	VDDQ	158	CS1
21	CKE0	67	DQS5	113	NC	159	DM5/DQS14
22	VDDQ	68	DQ42	114	DQ20	160	VSS
23	DQ16	69	DQ43	115	NC / A12	161	DQ46
24	DQ17	70	VDD	116	VSS	162	DQ47
25	DQS2	71	NC	117	DQ21	163	NC
26	VSS	72	DQ48	118	A11	164	VDDQ
27	A9	73	DQ49	119	DM2/DQS11	165	DQ52
28	DQ18	74	VSS	120	VDD	166	DQ53
29	A7	75	DU	121	DQ22	167	NC
30	VDDQ	76	DU	122	A8	168	VDD
31	DQ19	77	VDDQ	123	DQ23	169	DM6/DQS15
32	A5	78	DQS6	124	VSS	170	DQ54
33	DQ24	79	DQ50	125	A6	171	DQ55
34	VSS	80	DQ51	126	DQ28	172	VDDQ
35	DQ25	81	VSS	127	DQ29	173	NC
36	DQS3	82	VDDID	128	VDDQ	174	DQ60
37	A4	83	DQ56	129	DM3/DQS12	175	DQ61
38	VDD	84	DQ57	130	A3	176	VSS
39	DQ26	85	VDD	131	DQ30	177	DM7/DQS16
40	DQ27	86	DQS7	132	VSS	178	DQ62
41	A2	87	DQ58	133	DQ31	179	DQ63
42	VSS	88	DQ59	134	CB4	180	VDDQ
43	A1	89	VSS	135	CB5	181	SA0
44	CB0	90	NC	136	VDDQ	182	SA1
45	CB1	91	SDA	137	CK0	183	SA2
46	VDD	92	SCL	138	CK0	184	VDDSPD
47	DQS8			139	VSS		


Note: A12 is used for 256Mbit and 512Mbit based modules only



Block Diagram: One Bank 16M x 72 & 32M x 72 DDR-I SDRAM DIMM Module (x8 components) HYS72D16500GR & HYS72D32500GR on Raw Card L



Block Diagram: One Bank 32M x 72 and 64M x 72 DDR-I SDRAM DIMM Modules (x4 comp.) HYS72D32501GR & HYS72D64500GR on Raw Card M



Block Diagram: Two Bank 128M x 72 and 256M x 72 DDR-I SDRAM DIMM Modules (x4 comp.)
HYS72D128520GR and HYS72D256520GR on Raw Card (t.b.d.)

Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input / Output voltage relative to V_{SS}	V_{IN}, V_{OUT}	- 0.5	3.6	V
Power supply voltage on V_{DD}/V_{DDQ} to V_{SS}	V_{DD}, V_{DDQ}	- 0.5	3.6	V
Storage temperature range	T_{STG}	-55	+150	°C
Power dissipation (per SDRAM component)	P_D	—	1	W
Data out current (short circuit)	I_{OS}	—	50	mA

Permanent device damage may occur if "Absolute Maximum Ratings" are exceeded.

Functional operation should be restricted to recommended operation conditions.

Exposure to higher than recommended voltage for extended periods of time affect device reliability

Supply Voltage Levels

Parameter	Symbol	Limit Values			Unit	Notes
		min.	nom.	max.		
Device Supply Voltage	V_{DD}	2.3	2.5	2.7	V	-
Output Supply Voltage	V_{DDQ}	2.3	2.5	2.7	V	1)
Input Reference Voltage	V_{REF}	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	2)
Termination Voltage	V_{TT}	$V_{REF} - 0.04$	V_{REF}	$V_{REF} + 0.04$	V	3)
EEPROM supply voltage	V_{DDSPD}	2.3	2.5	3.6	V	

1 Under all conditions, V_{DDQ} must be less than or equal to V_{DD}

2 Peak to peak AC noise on V_{REF} may not exceed $\pm 2\% V_{REF(DC)}$.

V_{REF} is also expected to track noise variations in V_{DDQ} .

3 V_{TT} of the transmitting device must track V_{REF} of the receiving device.

DC Operating Conditions (SSTL_2 Inputs)

($V_{DDQ} = 2.5$ V, $T_A = 70$ °C, Voltage Referenced to V_{SS})

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
DC Input Logic High	$V_{IH(DC)}$	$V_{REF} + 0.18$	$V_{DDQ} + 0.3$	V	1)
DC Input Logic Low	$V_{IL(DC)}$	- 0.30	$V_{REF} - 0.18$	V	—
Input Leakage Current	I_{IL}	- 5	5	μA	1)
Output Leakage Current	I_{OL}	- 5	5	μA	2)

1) The relationship between the V_{DDQ} of the driving device and the V_{REF} of the receiving device is what determines noise margins. However, in the case of $V_{IH(max)}$ (input overdrive), it is the V_{DDQ} of the receiving device that is referenced. In the case where a device is implemented such that it supports SSTL_2 inputs but has no SSTL_2 outputs (such as a translator), and therefore no V_{DDQ} supply voltage connection, inputs must tolerate input overdrive to 3.0 V (High corner $V_{DDQ} + 300$ mV).

2) For any pin under test input of $0 \text{ V} \leq V_{IN} \leq V_{DDQ} + 0.3 \text{ V}$. Values are shown per DDR-SDRAM component.

Operating, Standby and Refresh Currents (PC1600)

Sym- bol	Parameter/Condition	HYS72D16500 GR-8	HYS72D32501 GR-8	HYS72D32500 GR-8	HYS72D64500 GR-8	HYS72D128520 GR-8	HYS72D256520 GR-8	Unit	Notes
	DRAM Technology:	128		256			512	Mb	
I_{DD0}	Operating Current - One bank Active - Precharge; $t_{RC} = t_{RC\ MIN}$; $t_{CK} = 10\ ns$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once per every two cycles	tbd.	tbd.	815	1401	1668	tbd.	mA	1,3
I_{DD1}	Operating Current - One bank Active / Read / Precharge; Burst = 4; Reads; Refer to the detailed test conditions in the component datasheet	tbd.	tbd.	899	1552	2022	tbd.	mA	1,3
I_{DD2P}	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL\ MAX}$; $t_{CK} = 10\ ns$	tbd.	tbd.	442	578	862	tbd.	mA	1,4
I_{DD2F}	Precharge Floating Standby Current: $\overline{CS} \geq V_{IH\ MIN}$; all banks idle; $CKE \geq V_{IH\ MIN}$; $t_{CK} = 10\ ns$; address and other control inputs changing once per clock cycle, $V_{IN} = V_{REF}$ for DQ, DQS and DM.	tbd.	tbd.	573	845	1390	tbd.	mA	1,4
I_{DD2Q}	Precharge Quiet Standby Current: $\overline{CS} \geq V_{IH\ MIN}$; all banks idle; $CKE \geq V_{IH\ MIN}$; $t_{CK} = 10\ ns$; address and other control inputs stable at $\geq V_{IH\ MIN}$ or $\leq V_{IL\ MAX}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	tbd.	tbd.	573	845	1390	tbd.	mA	1,4
I_{DD3P}	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL\ MAX}$; $t_{CK} = 10\ ns$	tbd.	tbd.	426	566	824	tbd.	mA	1,4
I_{DD3N}	Active Standby Current: one bank; active / precharge; $\overline{CS} \geq V_{IH\ MIN}$; $CKE \geq V_{IH\ MIN}$; $t_{RC} = t_{RAS\ MAX}$; $t_{CK} = 10\ ns$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	tbd.	tbd.	712	1152	1645	tbd.	mA	1,4
I_{DD4R}	Operating Current - Burst Read: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; $CL = 2$; $t_{CK} = 10\ ns$; $I_{OUT} = 0\ mA$	tbd.	tbd.	1529	2167	2661	tbd.	mA	1,3
I_{DD4W}	Operating Current - Burst Write: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; $CL = 2$; $t_{CK} = 10\ ns$	tbd.	tbd.	1126	1824	2380	tbd.	mA	1,3
I_{DD5}	Auto-Refresh Current: $t_{RC} = t_{RFC\ MIN}$; distributed refresh	tbd.	tbd.	1299	2350	4647	tbd.	mA	1,3
I_{DD6}	Self-Refresh Current with PLL-on: $CKE \leq 0.2V$, PLL on, address and control signals toggling	tbd.	tbd.	364	417	550	tbd.	mA	1,2,4
I_{DD6A}	Self-Refresh Current with PLL-off: $CKE \leq 0.2V$, PLL off, no toggling of address and control signals	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,2,4
I_{DD7}	Operating Current - Four bank operation; four bank interleaving with BL=4; Refer to the detailed test conditions in the component datasheet	tbd.	tbd.	2346	3869	4201	tbd.	mA	1,3

1. I_{DD} currents are measured after the device is properly initialized. Typical values are obtained from characterisation data measured at VDD = 2.5 V and R.T. with an input slew rate = 1V/ns.
2. Enables on-chip refresh and address counters.
3. For two bank modules only : the other bank is in IDD3N mode
4. For two bank modules only : both banks operate in the same current mode

Operating, Standby and Refresh Currents (PC2100)

Sym- bol	Parameter/Condition	HYS72D16500 GR-7	HYS72D32501 GR-7	HYS72D32500 GR-7	HYS72D64500 GR-7	HYS72D128520 GR-7	HYS72D256520 GR-7	Unit	Notes
	DRAM Technology:	128		256		512		Mb	
I_{DD0}	Operating Current - One bank Active - Precharge; $t_{RC} = t_{RC\ MIN}$; $t_{CK} = 7.5\ ns$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once per every two cycles	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,3
I_{DD1}	Operating Current - One bank Active / Read / Precharge; Burst = 4; Reads; Refer to the detailed test conditions in the component datasheet	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,3
I_{DD2P}	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL\ MAX}$; $t_{CK} = 7.5\ ns$	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,4
I_{DD2F}	Precharge Floating Standby Current: $\overline{CS} \geq V_{IH\ MIN}$; all banks idle; $CKE \geq V_{IH\ MIN}$; $t_{CK} = 7.5\ ns$, address and other control inputs changing once per clock cycle, $V_{IN} = V_{REF}$ for DQ, DQS and DM.	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,4
I_{DD2Q}	Precharge Quiet Standby Current: $\overline{CS} \geq V_{IH\ MIN}$; all banks idle; $CKE \geq V_{IH\ MIN}$; $t_{CK} = 7.5\ ns$, address and other control inputs stable at $\geq V_{IH\ MIN}$ or $\leq V_{IL\ MAX}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,4
I_{DD3P}	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL\ MAX}$; $t_{CK} = 7.5\ ns$	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,4
I_{DD3N}	Active Standby Current: one bank; active / precharge; $\overline{CS} \geq V_{IH\ MIN}$; $CKE \geq V_{IH\ MIN}$; $t_{RC} = t_{RAS\ MAX}$; $t_{CK} = 7.5\ ns$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,4
I_{DD4R}	Operating Current - Burst Read: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2; $t_{CK} = 7.5\ ns$; $I_{OUT} = 0mA$	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,3
I_{DD4W}	Operating Current - Burst Write: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL = 2; $t_{CK} = 7.5\ ns$	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,3
I_{DD5}	Auto-Refresh Current: $t_{RC} = t_{RFC\ MIN}$, distributed refresh	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,3
I_{DD6}	Self-Refresh Current: $CKE \leq 0.2V$	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,2,4
I_{DD6A}	Self-Refresh Current with PLL-off: $CKE \leq 0.2V$, PLL off, no toggling of address and control signals	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,2,4
I_{DD7}	Operating Current - Four bank operation; four bank interleaving with BL=4; Refer to the detailed test conditions in the component datasheet	tbd.	tbd.	tbd.	tbd.	tbd.	tbd.	mA	1,3
I_{DD} currents are measured after the device is properly initialized. Typical values are obtained from characterisation data measured at VDD = 2.5 V and R.T. with an input slew rate = 1V/ns. - Enables on-chip refresh and address counters. - For two bank modules only : the other bank is in IDD3N mode - For two bank modules only : both banks operate in the same current mode									

Electrical Characteristics & AC Timing for DDR-I components

(for reference only)

(0 °C ≤ T_A ≤ 70 °C; V_{DDQ} = 2.5V ± 0.2V; V_{DD} = 2.5V ± 0.2V)

Symbol	Parameter		DDR266A -7		DDR200 -8		Unit	Notes
			Min	Max	Min	Max		
t _{AC}	DQ output access time from CK/ $\overline{\text{CK}}$		- 0.75	+ 0.75	- 0.8	+ 0.8	ns	1-4
t _{DQSK}	DQS output access time from CK/ $\overline{\text{CK}}$		- 0.75	+ 0.75	- 0.8	+ 0.8	ns	1-4
t _{CH}	CK high-level width		0.45	0.55	0.45	0.55	t _{CK}	1-4
t _{CL}	CK low-level width		0.45	0.55	0.45	0.55	t _{CK}	1-4
t _{HP}	Clock Half Period		min (t _{CL} , t _{CH})		min (t _{CL} , t _{CH})		ns	1-4
t _{CK}	Clock cycle time	CL = 2.5	7	12	8	12	ns	1-4
t _{CK}		CL = 2.0	7.5	12	10	12	ns	1-4
t _{DH}	DQ and DM input hold time		0.5		0.6		ns	1-4
t _{DS}	DQ and DM input setup time		0.5		0.6		ns	1-4
t _{IPW}	Control and Addr. input pulse width (each input)		2.2		2.5		ns	1, 10
t _{DIPW}	DQ and DM input pulse width (each input)		1.75		2		ns	1-4, 11
t _{HZ}	Data-out high-impedence time from CK/ $\overline{\text{CK}}$		- 0.75	+ 0.75	- 0.8	+ 0.8	ns	1-4, 5
t _{LZ}	Data-out low-impedence time from CK/ $\overline{\text{CK}}$		- 0.75	+ 0.75	- 0.8	+ 0.8	ns	1-4, 5
t _{DQSS}	Write command to 1st DQS latching transition		0.75	1.25	0.75	1.25	t _{CK}	1-4
t _{DQSQ}	DQS-DQ skew (for DQS & associated DQ signals)			+ 0.5		+ 0.6	ns	1-4
t _{QHS}	Data hold skew factor			+ 0.75		+ 1.0	ns	1-4
t _{QH}	Data Output hold time from DQS		t _{HP} -t _{QHS}		t _{HP} -t _{QHS}		ns	1-4
t _{DQSLH}	DQS input low (high) pulse width (write cycle)		0.35		0.35		t _{CK}	1-4
t _{DSS}	DQS falling edge to CK setup time (write cycle)		0.2		0.2		t _{CK}	1-4
t _{DSH}	DQS falling edge hold time from CK (write cycle)		0.2		0.2		t _{CK}	1-4
t _{MRD}	Mode register set command cycle time		14		16		ns	1-4
t _{WPRES}	Write preamble setup time		0		0		ns	1-4, 7
t _{WPST}	Write postamble		0.40	0.60	0.40	0.60	t _{CK}	1-4, 6
t _{WPPE}	Write preamble		0.25		0.25		t _{CK}	1-4
t _{IS}	Address and control input setup time	fast slew rate	0.9		1.1		ns	2-4, 10, 11
		slow slew rate	1.0		1.1		ns	
t _{IH}	Address and control input hold time	fast slew rate	0.9		1.1		ns	
		slow slew rate	1.0		1.1		ns	
t _{RPRE}	Read preamble		0.9	1.1	0.9	1.1	t _{CK}	1-4
t _{RPST}	Read postamble		0.40	0.60	0.40	0.60	t _{CK}	1-4
t _{RAS}	Active to Precharge command		45	120,000	50	120,000	ns	1-4
t _{RC}	Active to Active/Auto-refresh command period		65		70		ns	1-4
t _{RFC}	Auto-refresh to Active/Auto-refresh command period		75		80		ns	1-4
t _{RCD}	Active to Read or Write delay		20		20		ns	1-4

Electrical Characteristics & AC Timing for DDR-I components

(for reference only)

(0 °C ≤ T_A ≤ 70 °C; V_{DDQ} = 2.5V ± 0.2V; V_{DD} = 2.5V ± 0.2V)

Symbol	Parameter	DDR266A -7		DDR200 -8		Unit	Notes
		Min	Max	Min	Max		
t _{RP}	Precharge command period	20		20		ns	1-4
t _{RRD}	Active bank A to Active bank B command	15		15		ns	1-4
t _{WR}	Write recovery time	15		15		ns	1-4
t _{DAL}	Auto precharge write recovery + precharge time	(twr/tck) + (trp/tck)				t _{CK}	1-4,9
t _{WTR}	Internal write to read command delay	1		1		t _{CK}	1-4
t _{XSNR}	Exit self-refresh to non-read command	75		80		ns	1-4
t _{XSRD}	Exit self-refresh to read command	200		200		t _{CK}	1-4
t _{REFI}	Average Periodic Refresh Interval	128Mb based		15.6		µs	1-4, 8
		256 & 512 Mb based		7.8		µs	1-4, 8

1. Input slew rate ≥ 1V/ns for DDR266 and = 1V/ns for DDR200.

2. The CK/CK̄ input reference level (for timing reference to CK/CK̄) is the point at which CK and CK̄ cross: the input reference level for signals other than CK/CK̄, is V_{REF}. CK/CK̄ slew rate are ≥ 1.0 V/ns.

3. Inputs are not recognized as valid until V_{REF} stabilizes.

4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V_{TT}.

5. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).

6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.

7. The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t_{DQSS}.

8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.

9. For each of the terms, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.

10. These parameters guarantee device timing, but they are not necessarily tested on each device

11. Fast slew rate ≥ 1.0 V/ns, slow slew rate ≥ 0.5 V/ns and < 1V/ns for command/address and CK & CK̄ slew rate ≥ 1.0 V/ns, measured between VOH(ac) and VOL(ac)

SPD Codes for PC1600 Modules “-8”

Byte#	Description	SPD Entry Value	Hex					
			128MByte one bank	256MByte one bank*)	256MByte one bank**)	512 MByte one bank	1 GByte two banks	2 GByte two banks
0	Number of SPD Bytes	128	80					
1	Total Bytes in Serial PD	256	08					
2	Memory Type	DDR-SDRAM	07					
3	Number of Row Addresses	12/13	0C	0C	0D	0D	0D	0D
4	Number of Column Addresses	10/ 11/12	0A	0B	0A	0B	0B	0C
5	Number of DIMM Banks	1 / 2	01	01	01	01	02	02
6	Module Data Width	72	48					
7	Module Data Width (cont'd)	0	00					
8	Module Interface Levels	SSTL_2.5	04					
9	SDRAM Cycle Time at CL = 2.5	8 ns	80					
10	SDRAM Access Time from Clock at CL = 2.5	0.8 ns	80					
11	DIMM Config	ECC	02					
12	Refresh Rate/Type	Self-Refresh, 15.6 / 7.8 µs	80	80	82	82	82	82
13	SDRAM Width, Primary	x4 / x8	08	04	08	04	04	04
14	Error Checking SDRAM Data Width	x4 / x8	08	04	08	04	04	04
15	Minimum Clock Delay for Back-to-Back Random Column Address	$t_{CCD} = 1 \text{ CLK}$	01					
16	Burst Length Supported	2, 4 & 8	0E					
17	Number of SDRAM Banks	4	04					
18	Supported CAS Latencies	CAS latency = 2 & 2.5	0C					
19	CS Latencies	CS latency = 0	01					
20	WE Latencies	Write latency = 1	02					
21	SDRAM DIMM Module Attributes		26					
22	SDRAM Device Attributes: General		C0					
23	Min. Clock Cycle Time at CAS Latency = 2	10.0 ns	A0					
24	Access Time from Clock for CL = 2	0.8 ns	80					
25	Minimum Clock Cycle Time at CL = 1.5	not supported	00					
26	Access Time from Clock at CL = 1.5	not supported	00					
27	Minimum Row Precharge Time	20 ns	50					
28	Minimum Row Active to Row Active Delay t_{RRD}	15 ns	3C					
29	Minimum RAS to CAS Delay t_{RCD}	20 ns	50					
30	Minimum RAS Pulse Width t_{RAS}	50 ns	32					
31	Module Bank Density (per bank)	128 / 256 / 512 MByte	20	40	40	80	80	01
32	Addr. and Command Setup Time	1.1 ns	B0					
33	Addr. and Command Hold Time	1.1 ns	B0					
34	Data Input Setup Time	0.6 ns	60					
35	Data Input Hold Time	0.6 ns	60					

Byte#	Description	SPD Entry Value	Hex					
			128MByte one bank	256MByte one bank*)	256MByte one bank**)	512 MByte one bank	1 GByte two banks	2 GByte two banks
36-40	Superset Information	–	00					
41	Minimum Core Cycle Time tRC	70 ns	46					
42	Min. Auto Refresh Cmd Cycle Time tRFC	80 ns	50					
43	Maximum Clock Cycle Time tck	12 ns	30					
44	Max. DQS-DQ Skew tDDSQ	0.6 ns	3C					
45	X-Factor tQHS	1.0 ns	A0					
46-61	Superset Information	-	00					
62	SPD Revision	Revision 0.0	00					
63	Checksum for Bytes 0 - 62	–	9C	B5	BF	F8	F9	7B
64	Manufacturers JEDEC ID Code	–	C1					
65-71	Manufacturer		INFINEO(N)					
72	Module Assembly Location							
73-90	Module Part Number							
91-92	Module Revision Code							
93-94	Module Manufacturing Date							
95-98	Module Serial Number							
99-127	Superset Information							
128-256	Open for Customer Use							

Note: 256MByte one bank *) = HYS72D32501GR (128Mbit based) , one bank **) = HYS72D32/500GR (256Mbit based)

SPD Codes for PC2100 Modules “-7”

Byte#	Description	SPD Entry Value	Hex						
			128MByte one bank	256MByte one bank**	256MByte one bank**	512 MByte one bank	1 GByte two banks	2 GByte two banks	
0	Number of SPD Bytes	128	80						
1	Total Bytes in Serial PD	256	08						
2	Memory Type	DDR-SDRAM	07						
3	Number of Row Addresses	12/13	0C	0C	0D	0D	0D	0D	
4	Number of Column Addresses	10/ 11 /12	0A	0B	0A	0B	0B	0C	
5	Number of DIMM Banks	1 / 2	01	01	01	01	02	02	
6	Module Data Width	72	48						
7	Module Data Width (cont'd)	0	00						
8	Module Interface Levels	SSTL_2.5	04						
9	SDRAM Cycle Time at CL = 2.5	7 ns	70						
10	Access Time from Clock at CL = 2.5	0.75 ns	75						
11	DIMM Config	ECC	02						
12	Refresh Rate/Type	Self-Refresh, 15.6 / 7.8 μ s	80	80	82	82	82	82	
13	SDRAM Width, Primary	x4 / x8	08	04	08	04	04	04	
14	Error Checking SDRAM Data Width	x4 / x8	08	04	08	04	04	04	
15	Minimum Clock Delay for Back-to-Back Random Column Address	$t_{CCD} = 1$ CLK	01						
16	Burst Length Supported	2, 4 & 8	0E						
17	Number of SDRAM Banks	4	04						
18	Supported CAS Latencies	CAS latency = 2 & 2.5	0C						
19	CS Latencies	CS latency = 0	01						
20	WE Latencies	Write latency = 1	02						
21	SDRAM DIMM Module Attributes		26						
22	SDRAM Device Attributes: General		C0						
23	Min. Clock Cycle Time at CAS Latency = 2	7.5 ns	75						
24	Access Time from Clock for CL = 2	0.75 ns	75						
25	Minimum Clock Cycle Time at CL = 1.5	not supported	00						
26	Access Time from Clock at CL = 1.5	not supported	00						
27	Minimum Row Precharge Time	20 ns	50						
28	Minimum Row Active to Row Active Delay t_{RRD}	15 ns	3C						
29	Minimum RAS to CAS Delay t_{RCD}	20 ns	50						
30	Minimum RAS Pulse Width t_{RAS}	45 ns	2D						
31	Module Bank Density (per bank)	128 / 256 / 512 MByte	20	40	40	80	80	01	
32	Addr. and Command Setup Time	0.9 ns	90						
33	Addr. and Command Hold Time	0.9 ns	90						
34	Data Input Setup Time	0.5 ns	50						
35	Data Input Hold Time	0.5 ns	50						
36-40	Superset Information	–	00						

Byte#	Description	SPD Entry Value	Hex					
			128MByte one bank	256MByte one bank**	256MByte one bank**	512 MByte one bank	1 GByte two banks	2 GByte two banks
41	Minimum Core Cycle Time tRC	65 ns	41					
42	Min. Auto Refresh Cmd Cycle Time tRFC	75 ns	4B					
43	Maximum Clock Cycle Time tck	12 ns	30					
44	Max. DQS-DQ Skew tDDSQ	0.5 ns	32					
45	X-Factor tQHS	0.75 ns	75					
46-61	Superset Information	-	00					
62	SPD Revision	Revision 0.0	00					
63	Checksum for Bytes 0 - 62	-	A7	C0	CA	03	04	86
64	Manufacturers JEDEC ID Code	-	C1					
65-71	Manufacturer		INFINEO(N)					
72	Module Assembly Location							
73-90	Module Part Number							
91-92	Module Revision Code							
93-94	Module Manufacturing Date							
95-98	Module Serial Number							
99-127	Superset Information							
128-256	Open for Customer Use							


Note: 256MByte one bank *) = HYS72D32501GR (128Mbit based) , one bank **) = HYS72D32500GR (256Mbit based)

Package Outlines Raw Card L

Module Package

DDR-I Registered DIMM Modules 1.2" Low Profile Raw Card L

128MB & 256MB (one physical bank, 9 components)



*) on ECC modules only

L-DIM-184-13 Raw Card L Reg. 1U


note: all outline dimensions and tolerances are in accordance with the JEDEC standard

Package Outlines Raw Card M

Module Package

DDR-I Registered DIMM Modules 1.2" Low Profile Raw Card M

256MB & 512 MB (one physical bank, 18 components)



*) on ECC modules only

L-DIM-184-12 Raw Card M Reg. 1U


note: all outline dimensions and tolerances are in accordance with the JEDEC standard

Package Outlines Raw Card with stacked components

Module Package

DDR-I Registered DIMM Modules 1.2" Low Profile Raw Card (t.b.d.)

1GB & 2GB(two physical banks, 36 components)



L-DIM-184-14 Raw Card Reg. 1U

note: all outline dimensions and tolerances are in accordance with the JEDEC standard

APPLICATION NOTE:

Power Up and Power Management on DDR Registered DIMMs

(according to JEDEC ballot JC-42.5 Item 1173)

184-pin Double Data Rate (DDR) Registered DIMMs include two new features to facilitate controlled power-up and to minimize power consumption during low power mode. One feature is externally controlled via a system-generated RESET signal; the second is based on module detection of the input clocks. These enhancements permit the modules to power up with SDRAM outputs in a High-Z state (eliminating risk of high current dissipations and/or dotted I/Os), and result in the powering-down of module support devices (registers and Phase-Locked Loop) when the memory is in Self-Refresh mode.

The new RESET pin controls power dissipation on the module's registers and ensures that CKE and other SDRAM inputs are maintained at a valid 'low' level during power-up and self refresh. When RESET is at a low level, all the register outputs are forced to a low level, and all differential register input receivers are powered down, resulting in very low register power consumption. The RESET pin, located on DIMM tab #10, is driven from the system as an asynchronous signal according to the attached details. Using this function also permits the system and DIMM clocks to be stopped during memory Self Refresh operation, while ensuring that the SDRAMs stay in Self Refresh mode.

The function for RESET is as follows:

Register Inputs				Register Outputs
<u>RESET</u>	CK	<u>CK</u>	Data in (D)	Data out (Q)
H	Rising	Falling	H	H
H	Rising	Falling	L	L
H	L or H	L or H	X	Qo
H	High Z	High Z	X	Illegal input conditions
L	X or Hi-Z	X or Hi-Z	X or Hi-Z	L

X : Don't care, Hi-Z : High Impedance, Qo: Data latched at the previous of CK rising and CK falling

As described in the table above, a low on the RESET input ensures that the Clock Enable (CKE) signal(s) are maintained low at the SDRAM pins (CKE being one of the 'Q' signals at the register output). Holding CKE low maintains a high impedance state on the SDRAM DQ, DQS and DM outputs — where they will remain until activated by a valid 'read' cycle. CKE low also maintains SDRAMs in Self Refresh mode when applicable.

The DDR PLL devices automatically detect clock activity above 20MHz. When an input clock frequency of 20MHz or greater is detected, the PLL begins operation and initiates clock frequency lock (the minimum operating frequency at which all specifications will be met is 95MHz). If the clock input frequency drops below 20MHz (actual detect frequency will vary by vendor), the PLL VCO (Voltage Controlled Oscillator) is stopped, outputs are

made High-Z, and the differential inputs are powered down — resulting in a total PLL current consumption of less than 1mA. Use of this low power PLL function makes the use of the PLL $\overline{\text{RESET}}$ (or $\overline{\text{G}}$ pin) unnecessary, and it is tied inactive on the DIMM.

This application note describes the required and optional system sequences associated with the DDR Registered DIMM $\overline{\text{RESET}}$ function. It is important to note that all references to CKE refer to both CKE0 and CKE1 for a 2-bank DIMM. Because $\overline{\text{RESET}}$ applies to all DIMM register devices, it is therefore not possible to uniquely control CKE to one physical DIMM bank through the use of the $\overline{\text{RESET}}$ pin.

Power-Up Sequence with $\overline{\text{RESET}}$ — Required

1. *The system sets $\overline{\text{RESET}}$ at a valid low level.*

This is the preferred default state during power-up. This input condition forces all register outputs to a low state independent of the condition on the register inputs (data and clock), ensuring that CKE is at a stable low-level at the DDR SDRAMs.

2. *The power supplies should be initialized according to the JEDEC-approved initialization sequence for DDR SDRAMs.*

3. *Stabilization of Clocks to the SDRAM*

The system must drive clocks to the application frequency (PLL operation is not assured until the input clock reaches 20MHz). Stability of clocks at the SDRAMs will be affected by all applicable system clock devices, and time must be allotted to permit all clock devices to settle. Once a stable clock is received at the DIMM PLL, the required PLL stabilization time (assuming power to the DIMM is stable) is 100 microseconds. When a stable clock is present at the SDRAM input (driven from the PLL), the DDR SDRAM requires 200 μsec prior to SDRAM operation.

4. *The system applies valid logic levels to the data inputs of the register (address and controls at the DIMM connector).*

CKE must be maintained low and all other inputs should be driven to a known state. In general these commands can be determined by the system designer. One option is to apply an SDRAM 'NOP' command (with CKE low), as this is the first command defined by the JEDEC initialization sequence (ideally this would be a 'NOP Deselect' command). A second option is to apply low levels on all of the register inputs to be consistent with the state of the register outputs.

5. *The system switches $\overline{\text{RESET}}$ to a logic 'high' level.*

The SDRAM is now functional and prepared to receive commands. Since the $\overline{\text{RESET}}$ signal is asynchronous, setting the $\overline{\text{RESET}}$ timing in relation to a specific clock edge is not required (during this period, register inputs must remain stable).

6. *The system must maintain stable register inputs until normal register operation is attained.*

The registers have an activation time that allows their clock receivers, data input receivers, and output drivers sufficient time to be turned on and become stable. During this time the system must maintain the valid logic levels described in step 5. It is also a functional requirement that the registers maintain a low state at the CKE outputs to guarantee that the DDR SDRAMs continue to receive a low level on CKE. Register activation time ($t(\text{ACT})$), from asynchronous switching of $\overline{\text{RESET}}$ from low to high until the registers are stable and ready to accept an input signal, is specified in the register and DIMM documentation.

7. *The system can begin the JEDEC-defined DDR SDRAM power-up sequence (according to the JEDEC-approved initialization sequence).*

Self Refresh Entry ($\overline{\text{RESET}}$ low, clocks powered off) — Optional

Self Refresh can be used to retain data in DDR SDRAM DIMMs even if the rest of the system is powered down and the clocks are off. This mode allows the DDR SDRAMs on the DIMM to retain data without external clocking. Self Refresh mode is an ideal time to utilize the $\overline{\text{RESET}}$ pin, as this can reduce register power consumption ($\overline{\text{RESET}}$ low deactivates register CK and CK, data input receivers, and data output drivers).

1. *The system applies Self Refresh entry command.*

($\overline{\text{CKE}} \rightarrow \text{Low}$, $\overline{\text{CS}} \rightarrow \text{Low}$, $\overline{\text{RAS}} \rightarrow \text{Low}$, $\overline{\text{CAS}} \rightarrow \text{Low}$, $\overline{\text{WE}} \rightarrow \text{High}$)

Note: The commands reach the DDR SDRAM one clock later due to the additional register pipelining on a Registered DIMM. After this command is issued to the SDRAM, all of the address and control and clock input conditions to the SDRAM are Don't Cares— with the exception of CKE.

2. *The system sets $\overline{\text{RESET}}$ at a valid low level.*

This input condition forces all register outputs to a low state, independent of the condition on the register inputs (data and clock), and ensures that CKE, and all other control and address signals, are a stable low-level at the DDR SDRAMs. Since the $\overline{\text{RESET}}$ signal is asynchronous, setting the $\overline{\text{RESET}}$ timing in relation to a specific clock edge is not required.

3. *The system turns off clock inputs to the DIMM. (Optional)*

a. In order to reduce DIMM PLL current, the clock inputs to the DIMM are turned off, resulting in High-Z clock inputs to both the SDRAMs and the registers. This must be done after the $\overline{\text{RESET}}$ deactivate time of the register ($t(\text{INACT})$). The deactivate time defines the time in which the clocks and the control and address signals must maintain valid levels after $\overline{\text{RESET}}$ low has been applied and is specified in the register and DIMM documentation.

b. The system may release DIMM address and control inputs to High-Z.

This can be done after the $\overline{\text{RESET}}$ deactivate time of the register. The deactivate time defines the time in which the clocks and the control and the address signals must maintain valid levels after $\overline{\text{RESET}}$ low has been applied. It is highly recommended that CKE continue to remain low during this operation.

4. *The DIMM is in lowest power Self Refresh mode.*

Self Refresh Exit ($\overline{\text{RESET}}$ low, clocks powered off) — Optional

1. *Stabilization of Clocks to the SDRAM.*

The system must drive clocks to the application frequency (PLL operation is not assured until the input clock reaches ~20MHz). Stability of clocks at the SDRAMs will be affected by all applicable system clock devices, and time must be allotted to permit all clock devices to settle. Once a stable clock is received at the DIMM PLL, the required PLL stabilization time (assuming power to the DIMM is stable) is 100 microseconds.

2. *The system applies valid logic levels to the data inputs of the register (address and controls at the DIMM connector).*

CKE must be maintained low and all other inputs should be driven to a known state. In general these commands can be determined by the system designer. One option is to apply an SDRAM 'NOP' command (with CKE low), as this is the first command defined by the JEDEC Self Refresh Exit sequence (ideally this would be a 'NOP Deselect' command). A second option is to apply low levels on all of the register inputs, to be consistent with the state of the register outputs.

3. *The system switches $\overline{\text{RESET}}$ to a logic 'high' level.*

The SDRAM is now functional and prepared to receive commands. Since the $\overline{\text{RESET}}$ signal is asynchronous, $\overline{\text{RESET}}$ timing relationship to a specific clock edge is not required (during this period, register inputs must remain stable).

4. *The system must maintain stable register inputs until normal register operation is attained.*

The registers have an activation time that allows the clock receivers, input receivers, and output drivers sufficient time to be turned on and become stable. During this time the system must maintain the valid logic levels described in Step 2. It is also a functional requirement that the registers maintain a low state at the CKE outputs to guarantee that the DDR SDRAMs continue to receive a low level on CKE. Register activation time ($t(\text{ACT})$), from asynchronous switching of $\overline{\text{RESET}}$ from low to high until the registers are stable and ready to accept an input signal, is specified in the register and DIMM documentation.

5. *System can begin the JEDEC-defined DDR SDRAM Self Refresh Exit Procedure.*

Self Refresh Entry ($\overline{\text{RESET}}$ low, clocks running) — Optional

Although keeping the clocks running increases power consumption from the on-DIMM PLL during self refresh, this is an alternate operating mode for these DIMMs.

1. *System enters Self Refresh entry command.*
(CKE → Low, CS → Low, RAS → Low, CAS → Low, WE → High)

Note: The commands reach the DDR SDRAM one clock later due to the additional register pipelining on a Registered DIMM. After this command is issued to the SDRAM, all of the address and control and clock input conditions to the SDRAM are Don't Cares — with the exception of CKE.

2. *The system sets RESET at a valid low level.*
This input condition forces all register outputs to a low state, independent of the condition on the data and clock register inputs, and ensures that CKE is a stable low-level at the DDR SDRAMs.
3. *The system may release DIMM address and control inputs to High-Z.*
This can be done after the RESET deactivate time of the register (t_{INACT}). The deactivate time describes the time in which the clocks and the control and the address signals must maintain valid levels after RESET low has been applied. It is highly recommended that CKE continue to remain low during the operation.
4. *The DIMM is in a low power, Self Refresh mode.*

Self Refresh Exit (RESET low, clocks running) — Optional

1. *The system applies valid logic levels to the data inputs of the register (address and controls at the DIMM connector).*
CKE must be maintained low and all other inputs should be driven to a known state. In general these commands can be determined by the system designer. One option is to apply an SDRAM 'NOP' command (with CKE low), as this is the first command defined by the Self Refresh Exit sequence (ideally this would be a 'NOP Deselect' command). A second option is to apply low levels on all of the register inputs to be consistent with the state of the register outputs.
2. *The system switches RESET to a logic 'high' level.*
The SDRAM is now functional and prepared to receive commands. Since the RESET signal is asynchronous, it does not need to be tied to a particular clock edge (during this period, register inputs must continue to remain stable).
3. *The system must maintain stable register inputs until normal register operation is attained.*
The registers have an activation time that allows the clock receivers, input receivers, and output drivers sufficient time to be turned on and become stable. During this time the system must maintain the valid logic levels described in Step 1. It is also a functional requirement that the registers maintain a low state at the CKE outputs in order to guarantee that the DDR SDRAMs continue to receive a low level on CKE. This activation time, from asynchronous switching of RESET from low to high, until the registers are stable and ready to accept an input signal, is t_{ACT} as specified in the register and DIMM documentation.
4. *The system can begin JEDEC defined DDR SDRAM Self Refresh Exit Procedure.*

Self Refresh Entry/Exit (RESET high, clocks running) — Optional

As this sequence does not involve the use of the RESET function, the JEDEC standard SDRAM specification explains in detail the method for entering and exiting Self Refresh for this case.

Self Refresh Entry (RESET high, clocks powered off) — Not Permissible

In order to maintain a valid low level on the register output, it is required that either the clocks be running and the system drive a low level on CKE, or the clocks are powered off and RESET is asserted low according to the

sequence defined in this application note. In the case where $\overline{\text{RESET}}$ remains high and the clocks are powered off, the PLL drives a High-Z clock input into the register clock input. Without the low level on $\overline{\text{RESET}}$ an unknown DIMM state will result.