

3.3V 168 pin Registered SDRAM Modules

HYS72V16200GR-7.5

PC133 128MByte Module

- 168 Pin Registered 8 Byte Dual-In-Line SDRAM Module for PC and Server main memory applications
- One bank 16M x 72 organisation
- Optimized for ECC applications with very low input capacitances
- JEDEC standard Synchronous DRAMs (SDRAM)
- Performance:

		-7.5	Units
f_{CK}	Clock frequency (max.)	133	MHz
t_{CK}	Clock cycle time (min.)	7.5	ns
t_{AC}	Clock access time (min.) CAS latency = 3	5.4	ns

- Single +3.3V($\pm 0.3V$) power supply
- Programmable $\overline{CAS}$ Latency, Burst Length and Wrap Sequence (Sequential & Interleave)
- Auto Refresh (CBR) and Self Refresh
- All inputs, outputs are LVTTTL compatible
- Serial Presence Detect with E²PROM
- Utilizes SDRAMs in TSOP11-54 packages with registers and PLL.
- Card Size: 133,35 mm x 43.18mm x 4,00 / 6.50mm with Gold contact pads
- This specification follows RCC's "PC SDRAM Registered DIMM Specification Rev.0.8 Dec.98"

The HYS72V16200GR-7.5 is an industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs) organised as 16M x 72 high speed memory arrays designed with Synchronous DRAMs (SDRAMs) for ECC applications. All control and address signals are registered on-DIMM and the design incorporates a PLL circuit for the Clock inputs. Use of an on-board register reduces capacitive loading on the input signals but are delayed by one cycle in arriving at the SDRAM devices. Decoupling capacitors are mounted on the PC board. The DIMMs use a serial presence detects scheme implemented via a serial E²PROM using the two pin I²C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes are available to the end user. All SIEMENS 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 133,35 mm long footprint.

Ordering Information

Type	Speed Code	Descriptions	SDRAM Technology
HYS72V16200GR-7.5	PC133-333-520R	one bank 128 MB Reg. DIMM	64 MBit

Pin Names

A0-A11	Address Inputs	DQMB0 - DQMB7	Data Mask
BA0, BA1	Bank Selects	CS0 - CS3	Chip Select
DQ0 - DQ63	Data Input/Output	REGE	Register Enable
CB0-CB7	Check Bits (x72 organisation only)	VDD	Power (+3.3 Volt)
RAS	Row Address Strobe	VSS	Ground
CAS	Column Address Strobe	SCL	Clock for Presence Detect
WE	Read / Write Input	SDA	Serial Data Out
CKE0, CKE1	Clock Enable	N.C.	No Connection
CLK0 - CLK3	Clock Input		

Address Format:


Density	Org.	Memory Banks	SDRAMs	# of SDRAMs	# of row/bank/column bits	Refresh	Period	Interval
128 MB	16M x 72	1	16M x 4	18	12 / 2 / 10	4k	64 ms	15,6 µs

Preliminary Information

Pin Configuration

PIN #	Symbol	PIN #	Symbol	PIN #	Symbol	PIN #	Symbol
1	VSS	43	VSS	85	VSS	127	VSS
2	DQ0	44	DU	86	DQ32	128	CKE0
3	DQ1	45	CS2	87	DQ33	129	CS3
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	VCC	48	DU	90	VCC	132	NC
7	DQ4	49	VCC	91	DQ36	133	VCC
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	VSS	54	VSS	96	VSS	138	VSS
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	VCC	101	DQ45	143	VCC
18	VCC	60	DQ20	102	VCC	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	DU	104	DQ47	146	DU
21	CB0	63	CKE1	105	CB4	147	REGE
22	CB1	64	VSS	106	CB5	148	VSS
23	VSS	65	DQ21	107	VSS	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	VCC	68	VSS	110	VCC	152	VSS
27	WE	69	DQ24	111	CAS	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	CS0	72	DQ27	114	NC	156	DQ59
31	DU	73	VCC	115	RAS	157	VCC
32	VSS	74	DQ28	116	VSS	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	VSS	120	A7	162	VSS
37	A8	79	CLK2	121	A9	163	CLK3
38	A10 (AP)	80	NC	122	BA0	164	NC
39	BA1	81	WP	123	A11	165	SA0
40	VCC	82	SDA	124	VCC	166	SA1
41	VCC	83	SCL	125	CLK1	167	SA2
42	CLK0	84	VCC	126	A12	168	VCC

Preliminary Information



Preliminary Information

**Block Diagram for one bank 16M x 72 SDRAM DIMM modules
HYS72V16200GR using x4 organised SDRAMs**

DC Characteristics

$T_A = 0$ to $70\text{ }^{\circ}\text{C}$; $V_{SS} = 0\text{ V}$; $V_{DD}, V_{DDQ} = 3.3\text{ V} \pm 0.3\text{ V}$

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input high voltage	V_{IH}	2.0	$V_{CC}+0.3$	V
Input low voltage	V_{IL}	- 0.5	0.8	V
Output high voltage ($I_{OUT} = - 4.0\text{ mA}$)	V_{OH}	2.4	-	V
Output low voltage ($I_{OUT} = 4.0\text{ mA}$)	V_{OL}	-	0.4	V
Input leakage current, any input ($0\text{ V} < V_{IN} < 3.6\text{ V}$, all other inputs = 0 V)	$I_{I(L)}$	- 10	10	μA
Output leakage current (DQ is disabled, $0\text{ V} < V_{OUT} < V_{CC}$)	$I_{O(L)}$	- 10	10	μA

Capacitance

$T_A = 0$ to $70\text{ }^{\circ}\text{C}$; $V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$, $f = 1\text{ MHz}$

Parameter	Symbol	Limit Values (max.)	Unit
		one bank modules	
Input Capacitance (all inputs except CLK)	C_{IN}	10	pF
Input Capacitance (CLK)	C_{CLK}	30	pF
Input / Output capacitance (DQ0-DQ63,CB0-CB7)	C_{IO}	10	pF
Input Capacitance (SCL,SA0-2)	C_{SC}	8	pF
Input/Output Capacitance (SDA)	C_{SD}	10	pF

64MBit SDRAM Operating Currents ($T_A = 0$ to 70°C , $V_{dd} = 3.3\text{V} \pm 0.3\text{V}$)

(Recommended Operating Conditions unless otherwise noted)

Parameter & Test Condition		Symb.	-7.5		Note
			max.		
OPERATING CURRENT trc=trcmin., tck=tckmin. Outputs open, Burst Length = 4, CL=3 All banks operated in random access, all banks operated in ping-pong manner to maximize gapless data access		ICC1 x4	100	mA mA	1
PRECHARGE STANDBY CURRENT in Power Down Mode $\overline{CS} = V_{IH}(\text{min.}), CKE \leq V_{il}(\text{max})$	tck = min.	ICC2P	2	mA	1
	tck = Infinity	ICC2PS	1	mA	1
PRECHARGE STANDBY CURRENT in Non-Power Down Mode $\overline{CS} = V_{IH}(\text{min.}), CKE \geq V_{ih}(\text{min})$	tck = min.	ICC2N	35	mA	1
	tck = Infinity	ICC2NS	5	mA	1
NO OPERATING CURRENT tck = min., $\overline{CS} = V_{IH}(\text{min})$, active state (max. 4 banks)	$CKE \geq V_{IH}(\text{min.})$	ICC3N	45	mA	1
	$CKE \leq V_{IL}(\text{max.})$	ICC3P	8	mA	1
BURST OPERATING CURRENT tck = min., Read command cycling		ICC4 x4	60	mA mA	1,2
AUTO REFRESH CURRENT tck = min., Auto Refresh command cycling		ICC5	130	mA	1
SELF REFRESH CURRENT Self Refresh Mode, CKE=0.2V		ICC6	1	mA	1

Preliminary Information

AC Characteristics (SDRAM Device Specification) 3)4)

$T_A = 0$ to $70\text{ }^{\circ}\text{C}$; $V_{SS} = 0\text{ V}$; $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $t_T = 1\text{ ns}$

Parameter	Symbol	Limit Values		Unit	
		-7.5			
		min.	max.		

Clock and Clock Enable

Clock Cycle Time	$\overline{\text{CAS}}$ Latency = 3	t_{CK}	7.5	–	ns	
Clock Frequency	$\overline{\text{CAS}}$ Latency = 3	t_{CK}	–	133	MHz	
Access Time from Clock	$\overline{\text{CAS}}$ Latency = 3	t_{AC}	–	5.4	ns	4
Clock High Pulse Width		t_{CH}	2.5	–	ns	
Clock Low Pulse Width		t_{CL}	2.5	–	ns	
Transition time		t_T	0.5	10	ns	

Setup and Hold Times

Input Setup Time	t_{IS}	1.5	–	ns	5
Input Hold Time	t_{IH}	0.8	–	ns	5
CKE Setup Time	t_{CKS}	1.5	–	ns	5
CKE Hold Time	t_{CKH}	0.8	–	ns	5
Mode Register Set-up time	t_{RSC}	16	–	ns	
Power Down Mode Entry Time	t_{SB}	0	8	ns	

Common Parameters

Row to Column Delay Time	t_{RCD}	22.5	–	ns	6
Row Precharge Time	t_{RP}	22.5	–	ns	6
Row Active Time	t_{RAS}	45	100k	ns	6
Row Cycle Time	t_{RC}	67.5	–	ns	6
Activate(a) to Activate(b) Command period	t_{RRD}	15	–	ns	6
$\overline{\text{CAS}}$ (a) to $\overline{\text{CAS}}$ (b) Command period	t_{CCD}	1	–	CLK	

Parameter	Symbol	Limit Values		Unit	
		-7.5			
		min.	max.		

Refresh Cycle

Refresh Period 64M SDRAM based modules	t_{REF}	–	15,6	μ s	
Self Refresh Exit Time	t_{SREX}	10		ns	

Read Cycle


Data Out Hold Time	t_{OH}	2.7	–	ns	
Data Out to Low Impedance Time	t_{LZ}	0	–	ns	
Data Out to High Impedance Time	t_{HZ}	2.7	7	ns	7
DQM Data Out Disable Latency	t_{DQZ}	–	2	CLK	

Write Cycle

Data Input to Precharge (write recovery)	t_{WR}	2	–	CLK	8
DQM Write Mask Latency	t_{DQW}	0	–	CLK	

Notes:

1. The specified values are valid when addresses are changed no more than once during $t_{CK}(\min.)$ and when No Operation commands are registered on every rising clock edge during $t_{RC}(\min.)$. Values are shown per SDRAM component.
2. The specified values are valid when data inputs (DQ's) are stable during $t_{RC}(\min.)$.
3. An initial pause of 100 μ s is required after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin. Also the on-DIMM PLL must be given enough clock cycles to stabilize (t_{STAB}) before any operation can be guaranteed.
4. AC timing tests have $V_{il} = 0.8V$ and $V_{ih} = 2.0V$ with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{ih} and V_{il} . All AC measurements assume $t_T = 1ns$ with the AC output load circuit shown. Specified t_{ac} and t_{oh} parameters are measured with a 50



pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0 V.

5. Any time that the refresh Period has been exceeded, a minimum of two Auto (CRB) Refresh commands must be given to "wake-up" the device.
6. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied once the Self Refresh Exit command is registered.
7. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
8. at maximum operating frequency
9. Due to the usage of a register device on all input and address signals, all external command cycle are delayed by one clock (Reg-DIMM Latency = 1) on the module board.
10. Delayed by one clock cycle due to the use of the register device.

A serial presence detect storage device - E²PROM 34C02 - is assembled onto the module. Information about the module configuration, speed, etc. is written into the E²PROM device during module production using a serial presence detect protocol (I²C synchronous 2-wire bus)

SPD-Table for -7.5 Registered DIMM Modules with PLL:


Byte#	Description	SPD Entry Value	Hex
			128MB with PLL 1 bank
0	Number of SPD bytes	128	80
1	Total bytes in Serial PD	256	08
2	Memory Type	SDRAM	04
3	Number of Row Addresses (without BS bits)	12	0C
4	Number of Column Addresses	10	0A
5	Number of DIMM Banks	1	01
6	Module Data Width	72	48
7	Module Data Width (cont'd)	0	00
8	Module Interface Levels	LVTTL	01
9	Cycle Time at CL=3	7.5 ns	75
10	Access time from Clock at CL=3	5.4 ns	54
11	Dimm Config (Error Det/Corr.)	ECC	02
12	Refresh Rate/Type	Self-Refresh, 15.6	80
13	SDRAM width, Primary	x4	04
14	Error Checking SDRAM data width	x4	04
15	Minimum tCCD	1 CLK	01
16	Burst Length supported	1, 2, 4, 8 & (full page)	8F
17	Number of SDRAM banks	4	04
18	SDRAM Supported CAS Latencies	3	04
19	SDRAM CS Latencies	0	01
20	SDRAM WE Latencies	0	01
21	SDRAM DIMM module attributes	with PLL	16
22	SDRAM Device Attributes	Vcc tol +/- 10%	0E
23	Min. Clock Cycle Time at CL = 2	N/A	FF
24	Max. data access time from Clock for CL=2	N/A	FF
25	Min. Clock Cycle Time at CL = 1	not supported	FF

Preliminary Information

SPD cont'

Byte#	Description	SPD Entry Value	Hex
			128MB with PLL 1 bank
26	Max. Data Access Time from Clock at CL=1	not supp.	FF
27	SDRAM Minimum tRP	22.5 ns	17
28	SDRAM Minimum tRRD	15 ns	0F
29	SDRAM Minimum tRCD	22.5 ns	17
30	SDRAM Minimum tRAS	45 ns	2D
31	Module Bank Density (per bank)	128 MByte	20
32	SDRAM input setup time	1.5 ns	15
33	SDRAM input hold time	0.8 ns	08
34	SDRAM data input setup time	1.5 ns	15
35	SDRAM data input hold time	0.8 ns	08
36-61	Superset information (may be used in future)		FF
62	SPD Revision	2	02
63	Checksum for bytes 0 -62		11
64-125	Manufacturer's information (FFh if not used)		
126	Frequency Specification	133 Mhz	85
127	Details of Clocks		85
128+	Unused storage locations		

Preliminary Information



Preliminary Information


Functional Description

All 168 Pin Registered DIMMs conform to a compatible set of timing and operation characteristics intended to comply with the 100 MHz standards. The Registered DIMMs achieve high speed data transfer rate up to 100 MHz.

All control and address signals are synchronized with the positive edge of externally supplied clocks and are registered on-DIMM and hence delayed by one clock cycle in arriving at the SDRAM devices. The use of the on-board register reduces the capacitive loading of the DIMM on input controll and address signals. The SDRAM device data lines (DQ) are connected directly to the DIMM tabs through 10 Ohm series resistors. All the following timing diagrams and explanations show DIMM operation at the tabs, not SDRAM operation.


The picture below depicts an overview of the effect of the Registered Mode on the data outputs (DQs) for a Read operation. Without the registers, the data is delayed according to the device $\overline{\text{CAS}}$ latency, in the case two clocks. With the register, the data is delayed according to the device $\overline{\text{CAS}}$ latency plus an additional clock cycle. This is know as the DIMM $\overline{\text{CAS}}$ latency, and in this example is four three. The data path can be thought of as a pipeline in which the register effectively lengthens the pipe by one clock cycle.

Registered DIMM Burst Read Operation (BL=4)



Preliminary Information

In case of a Burst Write Command the data-in is delayed one clock due to the op-DIMM pipeline register also. Therefore, data for the first Burst Write cycle must be applied on the DQ pins on the next clock cycle after the Write command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.



Preliminary Information

Change List

1.99	First revision
2.99	Iol & loh changed to 4 mA, Input capacitances on CLK adjusted to 12 PF according to INTEL Rev.1.2 registered DIMM specification, thz max changed to 7 ns

Preliminary Information