## 8-BIT SINGLE-CHIP MICROCONTROLLER (WITH A/D CONVERTER)

The $\mu$ PD78C18 is an 8-bit CMOS microcontroller which integrates 16 -bit ALU, ROM, RAM, an A/D converter, a multi-function timer/event counter, and a general-purpose serial interface onto a single chip, and whose memory (ROM/RAM) is externally expandable up to 31 Kbytes. The $\mu$ PD78C18 can operate at low power consumption because of its CMOS architecure and is provided with a standby function that enables data retention with an even lower power consumption.

The $\mu$ PD78C17 is the ROM-less version of the $\mu$ PD78C18. Its memory (ROM/RAM) is expandable externally up to 63 Kbytes.

A detailed explanation of the functions is provided in the user's manual listed below. It should be read before starting design work.

87AD Series $\mu$ PD78C18 User's Manual: IEU-1314

## FEATURES

- 159 types of instructions: 87AD series instruction set plus multiply/divide and 16 -bit operation instructions
- Instruction cycle: $0.8 \mu \mathrm{~s}$ (at $15-\mathrm{MHz}$ operation)
- Internal ROM: $32768 \times 8$ bits ( $\mu$ PD78C18 only)
- Internal RAM: $1024 \times 8$ bits
- Up to 64 Kbytes of memory (ROM/RAM) can be directly addressed.
- High-resolution 8-bit A/D converter: 8 analog inputs
- General-purpose serial interface: Asynchronous, synchronous, I/O interface modes
- Multi-function 16-bit timer/event counter
- Two 8-bit timers
- I/O lines Input/output ports : 28 ( $\mu$ PD78C17), 40 ( $\mu$ PD78C18)

Edge detection inputs: 4

- 11 interrupt functions External: 3, Internal: 8 (Non-maskable: 1, Maskable: 10)
- Zero-cross detection function: (2 inputs)
- Standby function: HALT mode, hardware/software STOP mode
- Mask option pull-up resistors can be incorporated into Ports A, B, and C. ( $\mu$ PD78C18 only)


## ORDERING INFORMATION

| Part Number | Package |
| :--- | :--- |
| $\mu$ PD78C17CW | 64-pin plastic shrink DIP $(750 \mathrm{mils})$ |
| $\mu$ PD78C17GF-3BE | 64-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ |
| $\mu$ PD78C17GQ-36 | 64-pin plastic QUIP |
| $\mu$ PD78C18CW $-x x x$ | 64-pin plastic shrink DIP $(750 \mathrm{mils})$ |
| $\mu$ PD78C18GF- $x x-3$ BE | 64-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ |
| $\mu$ PD78C18GQ- $x x$-36 | 64-pin plastic QUIP |

## PIN CONFIGURATION (TOP VIEW)




Notes 1. Program memory is not incorporated in the $\mu \mathrm{PD} 78 \mathrm{C} 17$.
 to AB8 and AD7 to AD0 in the $\mu$ PD78C17.
3. Pull-up resistor can be incorporated by the mask option in the $\mu$ PD78C18.
4. Can be used only when RAE bit of MM register is 1 . When it is 0 , an external memory is necessary.

## CONTENTS

1. PIN FUNCTIONS ..... 7
1.1 LIST OF PIN FUNCTION ..... 7
1.2 PIN INPUT/OUTPUT CIRCUITS ..... 9
1.3 PIN MASK OPTIONS ..... 15
1.4 UNUSED PIN CONNECTIONS ..... 15
2. INTERNAL BLOCK FUNCTIONS ..... 16
2.1 REGISTERS ..... 16
2.2 ARITHMETIC LOGIC UNIT (ALU) ..... 17
2.3 PROGRAM STATUS WORD (PSW) ..... 17
2.4 MEMORY ..... 19
2.5 PORT FUNCTIONS ..... 22
2.6 TIMER ..... 31
2.7 TIMER/EVENT COUNTER ..... 34
2.8 SERIAL INTERFACE ..... 41
2.9 ANALOG/DIGITAL CONVERTER ..... 52
2.10 ZERO-CROSS DETECTOR ..... 55
3. INTERRUPT FUNCTIONS ..... 57
3.1 INTERRUPT CONTROL CIRCUIT CONFIGURATION ..... 58
3.2 NON-MASKABLE INTERRUPT OPERATION ..... 61
3.3 MASKABLE INTERRUPT OPERATION ..... 63
3.4 INTERRUPT OPERATION BY SOFTI INSTRUCTION ..... 64
4. STANDBY FUNCTIONS ..... 65
4.1 HALT MODE ..... 65
4.2 HALT MODE RELEASE ..... 66
4.3 SOFTWARE STOP MODE ..... 68
4.4 SOFTWARE STOP MODE RELEASE ..... 68
4.5 HARDWARE STOP MODE ..... 69
4.6 HARDWARE STOP MODE RELEASE ..... 70
4.7 LOW SUPPLY VOLTAGE DATA RETENTION MODE ..... 71
5. RESET OPERATIONS ..... 72
6. INSTRUCTION SET ..... 73
6.1 IDENTIFIER/DESCRIPTION OF OPERAND ..... 73
6.2 SYMBOL DESCRIPTION OF INSTRUCTION CODE ..... 74
6.3 INSTRUCTION EXECUTION TIME ..... 75
7. LIST OF MODE REGISTERS ..... 87
8. ELECTRICAL SPECIFICATIONS ..... 88
9. CHARACTERISTIC CURVES ..... 99
10. PACKAGE DRAWINGS ..... 102
11. RECOMMENDED SOLDERING CONDITIONS ..... 105
12. DIFFERENCES AMONG $\mu$ PD78C18, $\mu$ PD78C14, AND $\mu$ PD78C12A ..... 106
APPENDIX. DEVELOPMENT TOOLS ..... 107

## 1. PIN FUNCTIONS

### 1.1 LIST OF PIN FUNCTION (1/2)

| Pin Name | I/O | Function |
| :---: | :---: | :---: |
| PA7 to PA0 (Port A) | Input-output | 8-bit input-output port, which can specify input/output (Port A) bit-wise. |
| PB7 to PB0 <br> (Port B) | Input-output | 8-bit input-output port, which can specify input/output (Port B) bit-wise. |
| PC0/TxD | Input-output/ Output | Port C Transmit Data <br> 8-bit input-output port, Output pin for serial data. |
| PC1/RxD | Input-output/ Input | which can specify input/output bit-wise. $\begin{aligned} & \text { Receive Data } \\ & \text { Input pin for serial data. }\end{aligned}$ |
| PC2/SCK | Input-output/ Input-output | Serial Clock <br> Input-output pin for serial clock. It becomes output pin for the internal clock use, and input pin for the external. |
| PC3/INT2/TI | Input-output/ Input/Input | Interrupt Request/Timer Input Maskable interrupt input pin of the edge trigger (falling edge), or an external clock input pin for a timer. Also, it can be used as a zero-cross detection pin for AC input. |
| PC4/TO | Input-output/ Output | Timer Output <br> Square wave defining one cycle of internal clock or timer counter time as half cycle is output. |
| PC5/CI | Input-output/ Input | Counter Input <br> External pulse input pin to timer/event counter. |
| $\begin{aligned} & \mathrm{PC6} / \mathrm{COO} \\ & \mathrm{PC} 7 / \mathrm{CO} 1 \end{aligned}$ | Input-output/ Output | Counter Output 0, 1 <br> Programmable square wave output by timer/event counter. |
| PD7 to PD0/ <br> AD7 to AD0 | Input-output/ Input-output | Port D Address/Data Bus <br> 8-bit input-output port, which can specify  <br> input/output in byte units ( $\mu$ PD78C18). When external memory is used, it <br> becomes multiplexed address/data bus. |
| PF7 to PF0/ AB15 to AB8 | Input-output/ Output | Port F Address Bus <br> 8-bit input-output port, which can specify When external memory is used, it <br> input/output bit-wise. becomes address bus. |
| $\overline{W R}$ <br> (Write Strobe) | Output | Strobe signal which is output for write operation of external memory. It becomes high in any cycle other than the data write machine cycle of external memory. When RESET signal is either low or in the hardware STOP mode, this signal becomes output highimpedance. |
| $\overline{R D}$ <br> (Read Strobe) | Output | Strobe signal which is output for read operation of external memory. It becomes high in any cycle other than the read machine cycle of external memory. When RESET signal is either low or in the hardware STOP mode, this signal becomes output high-impedance. |
| ALE <br> (Address Latch Enable) | Output | Strobe signal to latch externally the lower address information which is output to PD7 to PDO pins to access external memory. When RESET signal is either low or in the hardware STOP mode, this signal becomes output high-impedance. |

### 1.1 LIST OF PIN FUNCTION (2/2)

| Pin Name | I/O | Function |
| :---: | :---: | :---: |
| MODEO MODE 1 (Mode) | Input-output | The $\mu$ PD78C18 sets MODE0 pin to "0" (low level), and MODE1 pin to "1" (high level). Note The $\mu$ PD78C17 allows you to set MODEO, MODE1 pins to select $4 \mathrm{~K}, 16 \mathrm{~K}$, or 63 Kbytes for the size of the memory which is installed externally. <br> Also, when each of MODE0 and MODE1 pins is set to " 1 "Note, it is synchronized to ALE to output a control signal. |
| $\overline{\mathrm{NMI}}$ <br> (Non-Maskable Interrupt) | Input | Non-maskable interrupt input pin of the edge trigger (falling edge) |
| INT1 (Interrupt Request) | Input | A maskable interrupt input pin of the edge trigger (rising edge). Also, it can be used as a zero-cross detection pin for AC input. |
| AN7 to AN0 (Analog Input) | Input | 8 pins of analog input to A/D converter. AN7 to AN4 can be used as edge detection (falling edge) input. |
| Varef <br> (Reference Voltage) | Input | A common pin serving both as a reference voltage input pin for $A / D$ converter and as a control pin for A/D converter operation. |
| AVdd <br> (Analog Vdd) |  | Power supply pin for A/D converter. |
| AVss <br> (Analog Vss) |  | GND pin for A/D converter. |
| $\begin{aligned} & \text { X1, X2 } \\ & \text { (Crystal) } \end{aligned}$ |  | Crystal connection pins for system clock oscillation. X 1 should be input when a clock is supplied from outside. Inverted clock of X1 should be input to X2. |
| RESET <br> (Reset) | Input | Low-level active system reset input. |
| $\overline{\text { STOP }}$ (Stop) | Input | Control signal input pin in hardware STOP mode. The oscillation stops when the lowlevel is input. |
| VDD |  | Positive power supply pin. |
| Vss |  | GND pin. |

Note
Connect a pull-up resistor. Resistance $R$ should be $4[k \Omega] \leq R \leq 0.4 \mathrm{tcyc}[k \Omega]$ (tcyc is in nanoseconds).

Remark The $\mu$ PD78C18 can incorporate (mask option) pull-up resistors on to ports $\mathrm{A}, \mathrm{B}$, and $\mathbf{C}$.

### 1.2 PIN INPUT/OUTPUT CIRCUITS

Table 1-1 and 1-2, and figures (1) to (15) show input/output circuits of each pin in a schematic form.
Table 1-1 Pin Type No. for $\mu$ PD78C17

| Pin Name | Type No. | Pin Name | Type No. |
| :--- | :---: | :--- | :---: |
| PA7 to PA0 | 5 | $\overline{\text { RESET }}$ | 2 |
| PB7 to PB0 | 5 | $\overline{\mathrm{RD}}$ | 4 |
| PC1 and PC0 | 5 | $\overline{\mathrm{WR}}$ | 4 |
| PC2/SCK | 8 | ALE | 4 |
| PC3/INT2 | 10 | $\overline{\text { STOP }}$ | 2 |
| PC7 to PC4 | 5 | MODE0 | 11 |
| AD7 to AD0 | 5 | MODE1 | 11 |
| AB11 to AB8 | 5 | AN3 to AN0 | 7 |
| PF7 to PF4 | 5 | AN7 to AN4 | 12 |
| $\overline{\text { NMI }}$ | 2 | VAREF | 13 |
| INT1 | 9 |  |  |

Table 1-2 Pin Type No. for $\mu$ PD78C18

| Pin Name | Type No. | Pin Name | Type No. |
| :--- | :---: | :--- | :---: |
| PA7 to PA0 | $5-\mathrm{A}$ | $\overline{\text { RESET }}$ | 2 |
| PB7 to PB0 | $5-\mathrm{A}$ | $\overline{\mathrm{RD}}$ | 4 |
| PC1 and PC0 | $5-\mathrm{A}$ | $\overline{\mathrm{WR}}$ | 4 |
| PC2/ $\overline{\mathrm{SCK}}$ | 8-A | ALE | 4 |
| PC3/INT2 | $10-\mathrm{A}$ | $\overline{\text { STOP }}$ | 2 |
| PC7 to PC4 | $5-\mathrm{A}$ | MODE0 | 11 |
| PD7 to PD0 | 5 | MODE1 | 11 |
| PF7 to PF0 | 5 | AN3 to AN0 | 7 |
| $\overline{\text { NMI }}$ | 2 | AN7 to AN4 | 12 |
| INT1 | 9 | VAREF | 13 |

(1) Type 1

(2) Type 2

(3) Type 4

(4) Type 4-A

(5) Type 5

(6) Type 5-A

(7) Type 7

(8) Type 8

(9) Type 8-A

(10) Type 9

(11) Type 10

(12) Type 10-A

(13) Type 11

(14) Type 12

(15) Type 13


### 1.3 PIN MASK OPTIONS

The $\mu$ PD78C18 has the following mask options, which can be selected bit-wise according to the application.

| Pin Name |  |
| :--- | :--- |
| PA7 to PA0 | Mask Options |
| PB7 to PB0 |  |
| PC7 to PC0 |  |

Cautions 1. Zero-cross detection function will not operate properly if pull-up resistor is incorporated in PC3.
2. The $\mu$ PD78C17 has no mask option.

### 1.4 UNUSED PIN CONNECTIONS

| Pin | Recommended Connection |
| :---: | :---: |
| PA7 to PA0 PB7 to PB0 PC7 to PC0 PD7 to PD0 PF7 to PF0 | Connect to Vss or Vdd via a resistor |
| $\overline{R D}$ <br> $W R$ <br> ALE | Leave open |
| $\overline{\text { STOP }}$ | Connect to VDD |
| INT1, $\overline{\text { NMI }}$ | Connect to Vss or Vdo |
| AV ${ }_{\text {dD }}$ | Connect to VDD |
| $A V_{\text {aref }}$ <br> $A V_{s s}$ | Connect to Vss |
| AN7 to AN0 | Connect to $A V_{s s}$ or $A V_{\text {d }}$ |

## 2. INTERNAL BLOCK FUNCTIONS

### 2.1 REGISTERS

The central registers are the sixteen 8 -bit registers and four 16-bit registers shown in Fig. 2-1.

Fig. 2-1 Register Configuration

| 15 | 0 |
| :---: | ---: |
| PC |  |
| SP |  |


| 15 |  |  | 0 |  |
| :---: | :---: | :---: | :---: | :---: |
| EA |  |  |  |  |
| 7 | 0 | 7 | 0 |  |
| V |  | A |  |  |
| B |  | C |  |  |
| D |  | E |  |  |
| H |  | L |  |  |


(a) General registers (B, C, D, E, H, L)

There are two sets of general registers (MAIN: B, C, D, E, H, L; ALT: $\mathrm{B}^{\prime}, \mathrm{C}^{\prime}, \mathrm{D}^{\prime}, \mathrm{E}^{\prime}, \mathrm{H}^{\prime}, \mathrm{L}^{\prime}$ ). They function as auxiliary registers for the accumulator, and have a data pointer function as register pairs ( $B C, D E, H L$; $B^{\prime} C^{\prime}, D^{\prime} E^{\prime}, H^{\prime} L^{\prime}$ ). In particular, four register pairs $D E, D^{\prime} E^{\prime}, H L$, and $H^{\prime} L^{\prime}$, have a base register function.

When the two sets are used, if an interrupt occurs in one set, the register contents are saved into the other register set without saving them into the memory so that interrupt servicing can be carried out. The other set of registers can also be used as data pointer expansion registers. Two addressing modes, singlestep automatic increment/decrement modes and a two-step automatic increment mode, are available for the register pairs, $D E, H L, D^{\prime} E^{\prime}$, and $H^{\prime} L^{\prime}$, so that the processing time can be reduced. $B C, D E$, and $H L$ can be simultaneously replaced with the ALT register by means of the EXX instruction. The HL register can be independently replaced with the ALT register by means of the EXH instruction.
(b) Working register vector register (V)

When a working area is set in the memory space, the high-order 8 bits of the memory address are selected using the V register and the low-order 8 bits are addressed by the immediate data in the instruction. Thus, the memory area specified with the V register can be used as working registers with a $256 \times 8$ bit configuration.

Because a working register can be specified with a 1-byte address field, program reduction is possible by using the working area for software flags, parameters, and counters. The V register can be replaced with the ALT register paired with an accumulator by means of the EXA instruction.
(c) Accumulator (A)

In the $\mu$ PD78C17 and 78C18, because an accumulator type architecture is used, 8-bit data processing such as 8 -bit arithmetic and logical operation instructions is mainly performed by this accumulator.

This accumulator can be replaced with the ALT register paired with the vector register (V) by means of the EXA instruction.
(d) Expansion accumulator (EA)

16-bit data processing such as 16 -bit arithmetic and logical operation instructions is mainly performed by EA.

This accumulator can be replaced with the ALT register EA' by means of the EXA instruction.
(e) Program counter (PC)

This is a 16-bit register which holds information on the next program address to be executed. This register is normally incremented automatically according to the number of bytes of the instruction to be fetched. When an instruction associated with a branch is executed, immediate data or register contents are loaded. $\overline{\text { RESET }}$ input clears this counter to 0000 H .
(f) Stack pointer (SP)

This is a 16-bit register which holds the start address of the memory stack area (LIFO format).
SP contents are decremented when a CALL or PUSH instruction is executed or an interrupt is generated, and incremented when a RETURN or POP instruction is executed.

### 2.2 ARITHMETIC LOGIC UNIT (ALU) ... 16 BITS

The ALU executes data processing such as 8 -bit arithmetic and logical operations, shift and rotation, data processing such as 16 -bit arithmetic and logical operations and shift operations, 8 -bit multiplication and 16-bit by 8-bit division.

### 2.3 PROGRAM STATUS WORD (PSW)

This word consists of 6 types of flags which are set/reset according to instruction execution results. Three of these flags ( $Z, H C$, and $C Y$ ) can be tested by an instruction. PSW contents are automatically saved to the stack when an interrupt (external, internal, or SOFTI instruction) is generated, and restored by the RETI instruction. $\overline{\text { RESET input resets all bits to (0). }}$

Fig. 2-2 PSW Configuration

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $Z$ | $S K$ | $H C$ | LT | LO | 0 | CY |

(a) Z (Zero)

When the operation result is zero, this flag is set (1). In all other cases, it is reset (0).
(b) SK (Skip)

When the skip condition is satisfied, this flag is set (1). If the condition is not satisfied, it is reset (0).
(c) HC (Half Carry)

If an 8 -bit operation generates a carry out of bit 3 or a borrow into bit 3 , this flag is set (1). In all other cases, it is reset ( 0 ).
(d) L1

When the "MVI A, byte" instruction is stacked, this flag is set (1). In all other cases, it is reset ( 0 ).
(e) Lo

When the "MVI L, byte;LXI H, word" instruction is stacked, this flag is set (1). In all other cases, it is reset (0).
(f) CY (Carry)

When a 16 -bit operation generates a carry out of or a borrow into bit 7 or 15 , this flag is set (1). In all other cases, it is reset ( 0 ).

When one of 35 types of ALU instructions, rotation instructions, or carry manipulation instructions is executed, various flags are affected as shown in Table 2-1.

Table 2-1 Flag Operations


### 2.4 MEMORY

The $\mu$ PD78C17 and 78C18 can address a maximum of 64 Kbytes of memory. The memory maps are shown in Figs. 2-3 and 2-4. The external memory area and the internal RAM area can be freely used as program memory and data memory. Because the access timing for internal memory and external memory are the same, processing can be executed at high speeds.
(a) Interrupt start addresses

The interrupt start addresses are all fixed as follows:

(b) Call address table

The call address of a 1-byte call instruction (CALT) can be stored in the 64-byte area (for 32 call addresses) from address 0080 H to address 00BFH.
(c) Specific memory area

The reset start address, interrupt start addresses, and the call table are allocated to addresses 0000 H to 00BFH, and this area takes account of these in use. Addresses 0800 H to 0 FFFH are directly addressable by a 2-byte call instruction (CALF).

The $\mu$ PD78C18 has on-chip mask programmable ROM in addresses 0000 H to 7FFFH.
(d) Internal data memory area

1-Kbyte RAM is incorporated in addresses FCOOH to FFFFH. The RAM contents are retained for 1-Kbyte internal data memory area in standby operation.
(e) External memory area

With the $\mu$ PD78C17, the external memory can be expanded in steps in $63-\mathrm{Kbyte}$ area ( 0000 H to FBFFH) by setting the MODE0 and MODE1 pins (see Table 2-3).

With the $\mu$ PD78C18, the external memory can be expanded in steps in 31-Kbyte area ( 8000 H to FBFFH) by setting the MEMORY MAPPING register (see Fig. 2-13).

The external memory is accessed using AD7 to AD0 (multiplexed address/data bus), AB7 to AB0 (address bus), and the $\overline{R D}, \overline{W R}$, and ALE signals. Both programs and data can be stored in the external memory.
(f) Working register area

A 256-byte working register area can be set in any memory location (specified by the V register) and working register addressing is possible.

Fig. 2-3 $\mu$ PD78C17 Memory Map


Note Can only be used when the RAE bit of the MM register is 1 .

Fig. 2-4 $\mu$ PD78C18 Memory Map


### 2.5 PORT FUNCTIONS

(1) PA7 to PA0 (PORT A)

This is an 8-bit input/output port which has input/output buffer and output latch functions. Port A can be set as to input or output bit-wise using the MODE A register. And $\mu$ PD78C18 port A pull-up resistor specification is performed bit-wise by mask option.

Port $A$ is set as follows when setting the input port or after reset.
High-impedance : Without pull-up resistor
High level : With pull-up resistor
Fig. 2-5 Port $A$

(a) When specified as output port ( $\mathrm{MAn}=0$ )

The output latch is effective, enabling data exchange by a transfer instruction between the output latch and the accumulator. Direct bit setting/resetting of output latch contents is possible by an arithmetic or logical operation instruction without the use of an accumulator. Once data is written to the output latch, the data is held until a port A manipulation instruction is executed or the data is reset.

Fig. 2-6 Port A Specified as Output Port

(b) When specified as input port (MAn = 1)

PA line contents can be loaded into an accumulator by a transfer instruction. They can also be directly tested bit-wise by an arithmetic or logical operation instruction without the use of an accumulator.

Fig. 2-7 Port A Specified as Input Port


Actual execution of an instruction which manipulates port $A$ is performed in 8-bit units. If a port $A$ read instruction (MOV A, PA) is executed, the input line contents of the port specified for input and the output latch contents of the port specified for output are loaded into an accumulator. When a port A write instruction (MOV PA, A) is executed, data is written to the output latch of both ports specified for input and output. However, the output latch contents of a bit specified as an input port cannot be loaded to the accumulator and are not output to an external pin (which functions as input pin), because the output buffer is off.

- MODE A register (MA)

8-bit register which specifies port A input/output.
Port A input/output can be specified bit-wise. If the MODE A register corresponding bit is set (1), this register is input, and if the bit is reset ( 0 ), this register is output.

After RESET input or in the hardware STOP mode, all the bits are set, and port $A$ is in the input mode resulting in the below status.
$\begin{array}{ll}\text { High-impedance } & \text { : Without pull-up resistor } \\ \text { High level } & \text { : With pull-up resistor }\end{array}$
Fig. 2-8 MODE A Register Format


PB7 to PB0 (PORT B)
Like port $A$, port $B$ is an 8 -bit input/output port with input/output buffer and output latch functions. Port $B$ can be set as an input or output port bit-wise using the MODE B register (MB). $\mu$ PD78C18 port B pull-up resistor specification is performed bit-wise by mask option.

Port B is set as follows when setting the input port or after reset.
High-impedance : Without pull-up resistor
High level : With pull-up resistor
As with port $A$, direct bit setting/resetting of port B output latch contents is possible by an arithmetic or logical operation instruction without the use of an accumulator. Data transfer to/from an accumulator is also possible.

- MODE B Register (MB)

Like the MODE A register, the MODE B register is an 8-bit register which specifies port B input/ output bit-wise.

After RESET input or in the hardware STOP mode, all the bits are set (1), and port B is in the input mode resulting in the status below.

High-impedance : Without pull-up resistor
High level : With pull-up resistor
Fig. 2-9 Mode B Register Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $M B 7$ | $M B 6$ | $M B 5$ | $M B 4$ | $M B 3$ | $M B 2$ | $M B 1$ | $M B 0$ |

(3) PC7 to PC0 (PORT C)

Port $C$ ( PC 7 to PCO ) is an 8 -bit special input/output port which functions as various control signals as well as general-purpose input/output ports in which input/output is set bit-wise like port A. These are switched over bit-wise according to the setting of the MODE C register and MODE CONTROL C register as shown below.

Table 2-2 Operation of PC7 to PC0

|  | $\mathrm{MCC}_{n}=1$ |  | $\mathrm{MCC}_{\mathrm{n}}=0$ |  |
| :---: | :--- | :---: | :---: | :---: |
|  | $\mathrm{MC}_{\mathrm{n}}=\mathrm{x}$ | $\mathrm{MCC}_{\mathrm{n}}=0$ | $\mathrm{MC}_{\mathrm{n}}=1$ |  |
| PC0 | TxD output | Output | Input |  |
| PC1 | RxD inpit | Output | Input |  |
| PC2 | $\overline{\text { SCK } \text { input/output }}$ | Output | Input |  |
| PC3 | $\overline{\text { INT2/TI input }}$ | Output | Input |  |
| PC4 | TO output | Output | Input |  |
| PC5 | Cl input | Output | Input |  |
| PC6 | CO0 output | Output | Input |  |
| PC7 | CO1 output | Output | Input |  |

$\mu$ PD78C18 port C pull-up resistor specification is performed bit-wise by mask option.
In the operation when data is set in the general-purpose input/output ports, as with port A, direct bit setting/resetting/testing of port $C$ output latch contents is possible by an arithmetic or logical operation instruction without the use of an accumulator. Data transfer to/from an accumulator is also possible.

- MODE CONTROL C Register (MCC)

8-bit register which specifies the port C port/ control signal input/output mode bit-wise.
If the MODE CONTROL C register corresponding bits are set (1), PC7 to PC0 are in the control signal input/output mode, and if these are reset ( 0 ), in the port mode.

After $\overline{\operatorname{RESET}}$ input or in the hardware STOP mode, all the bits of the MODE CONTROL $C$ register are reset ( 0 ), and the port mode is set.

Fig. 2-10 MODE CONTROL C Register Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MCC7 | MCC6 | MCC5 | MCC4 | MCC3 | MCC2 | MCC1 | MCC0 |



- MODE C register (MC)

The MODE C register is an 8-bit register by which, like the MODE A register of port A, port C input/ output specification is performed bit-wise.

Contents of the MODE C register corresponding to the bits set to the control mode by the MODE CONTROL C register are ignored.

After RESET input or in the hardware STOP mode, all bits of the MODE C register are set (1). And this time, because all bits of the MODE CONTROL $C$ register are reset ( 0 ), port $C$ becomes an input port and the below state is set.

| High-impedance | : Without pull-up resistor |
| :--- | :--- |
| High level | : With pull-up resistor |

Fig. 2-11 MODE C register Format

(4) PD7 to PD0 (PORT D)
$\mu$ PD78C17
Can be used for address/data bus. These have no functions as a port.
$\mu$ PD78C18
8-bit general-purpose input/output ports also used as multiplexed address/data bus. These ports can be specified for input/output in byte units (8-bit units) as general-purpose input/output ports, and function as multiplexed address/data bus when external expansion memory is connected. This switchover is performed by the MEMORY MAPPING register.

In the operation when data is set in the general-purpose input/output ports, unless input/output is specified in byte units, as with port $A$, direct bit setting/resetting/testing of port $F$ output latch contents is possible by an arithmetic or logical operation instruction without the use of an accumulator. Data transfer to/from an accumulator is also possible.
(5) PF7 to PF0 (PORT F)
$\mu$ PD78C17
General-purpose input/output ports also used as address bus.
These pins function as address outputs corresponding to the size of externally installed memory according to the MODE0 and MODE1 pin settings.

Pins which are not used for address output can be used for general-purpose input/output ports which have the same port function as for port A. Input/output setting is performed by the MODE F register.

Table 2-3 Operation of $\mu$ PD78C17's PF7 to PF0

| MODE1 | MODE0 | PF 7 | PF 6 | PF 5 | PF 4 | PF 3 | PF 2 | PF 1 | PF 0 | External Address Space |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Port | Port | Port | Port | AB11 | AB10 | AB9 | AB8 | 4 Kbytes |
| 0 | 1 | Port | Port | AB13 | AB12 | AB11 | AB10 | AB9 | AB8 | 16 Kbytes |
| 1 | 0 | Setting prohibited |  |  |  |  |  |  |  |  |
| 1 | 1 | AB15 | AB14 | AB13 | AB12 | AB11 | AB10 | AB9 | AB8 | 63 Kbytes |

When this is set as general-purpose input/output ports, as with port $A$, direct bit setting/resetting/ testing of port C output latch contents is possible by an arithmetic or logical operation instruction without the use of an accumulator. Data transfer to/from an accumulator is also possible.

- $\quad \mu$ PD78C17 MEMORY MAPPING register (MM)

A register which controls internal RAM access permission.
Bit 3 (RAE) of the MEMORY MAPPING register controls whether or not internal RAM is permitted.
When internal RAM is used in external extension and external memory is used in the area, RAE bit is set to " 0 " and internal RAM access is prohibited.

Contents of RAE bit is retained, even if RESET signal is input in the normal operation. However, at power-on reset, RAE bit is undefined and RAE bit should be initialized by an instruction.

Fig. 2-12 $\mu$ PD78C17 MEMORY MAPPING Register Format


Internal RAM Access

| 0 | Disable |
| :---: | :---: |
| 1 | Enable |

$\mu$ PD78C18
8-bit general-purpose input/output ports also used as address bus.
Can specify input/output bit-wise as general-purpose input/output ports, and address signal is output according to external extension memory size when the external expansion memory of 256 bytes or greater is accessed.

This switchover is performed by the MEMORY MAPPING and MODE F registers.

| PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | External Memory |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Port | Port | Port | Port | Port | Port | Port | Port | Maximum 256 bytes |
| Port | Port | Port | Port | AB11 | AB10 | AB9 | AB8 | Maximum 4 Kbytes |
| Port | Port | AB13 | AB12 | AB11 | AB10 | AB9 | AB8 | Maximum 16 Kbytes |
| AB15 | AB14 | AB13 | AB12 | AB11 | AB10 | AB9 | AB8 | Maximum 31 Kbytes |

When this is set as general-purpose input/ourput ports, as with port A, direct bit setting/resetting/testing of port C output latch contents is possible by an arithmetic or logical operation instruction without the use of an accumulator. Data transfer to/from an accumulator is also possible.

- $\quad \mu$ PD78C18 MEMORY MAPPING register (MM)

4-bit register which specifies PD7 to PD0 and PF7 to PF0 port/extension mode and controls internal RAM access permission.

Bits 0, 1, and 2 (MM0, MM1, MM2) in the MEMORY MAPPING register control specification of PD7 to PD0 port/extension mode, input/output, and PF7 to PF0 address line.

When bits MM1 and MM2 in the MEMORY MAPPING register are "0", PD7 to PD0 and PF7 to PF0 are set as general-purpose input/output port, input/output of PD7 to PD0 is specified by MM0, and input/output of PF7 to PF0 is specified by the MODE F register.

4 types of external extension memory ( 256 bytes, 4 Kbytes, 16 Kbytes, and 31 Kbytes) can be selected, and ports which are not used for address line are used as general-purpose input/output ports.

Bit 3 (RAE) of the MEMORY MAPPING register controls whether or not the access to internal RAM is permitted.

When internal RAM is not used in external extension and external memory uses the area, RAE bit is set to " 0 " and internal RAM access is prohibited.

After RESET input or in the hardware STOP mode, bits MM0, MM1, and MM2 of the MEMORY MAPPING register are reset ( 0 ), and PD7 to PD0 become input ports (high-impedance).

Even if the RESET signal is input in the normal operation, contents of the RAE bit are retained. However, the RAE bit is undefined after power-on reset, the RAE bit should be initialized by an instruction.

Fig. 2-13 $\mu$ PD78C18 MEMORY MAPPING Register Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | RAE | MM2 | MM1 | MM0 |



Internal RAM Access

| 0 | Disable |
| :--- | :--- |
| 1 | Enable |

- MODE F register (MF)

The MODE F register specifies port $F$ input/output in the same way as for the MODE A register in port $A$. However, contents of the MODE F register corresponding to port $F$ bits specified as address line by the MEMORY MAPPING register are in the output mode.

After RESET input or in the hardware STOP mode, all the bits of the MODE F register are set (1) and port $F$ is an input port (high-impedance).

Fig. 2-14 MODE F Register Format


### 2.6 TIMER

This is an interval timer which has two 8-bit timers (TIMERO, TIMER1). These are programmable independently. By cascading these can also be used as 16 -bit interval timer, and can be used for counting Tl input.

The timer is composed of TIMERO and TIMER1, as shown in 2-15, including 8-bit TIMER REG (TM0, TM1), 8bit COMPARATOR, 8 -bit UPCOUNTER, and TIMER F/F. Input selection, timer operation and TO output are controlled by the timer mode register (TMM).

In TIMERO, $\phi 12\left(1 \mu \mathrm{~s}: 12-\mathrm{MHz}\right.$ operation) and $\phi_{384}(32 \mu \mathrm{~s}: 12-\mathrm{MHz}$ operation) internal clock and TI input are input. In TIMER1, not only these inputs but also TIMERO match signal are input.

Because TIMER0 operates in the same way as TIMER1, TIMERO operation is described below.
At first, a count value is set in TIMER REGO, and TIMERO input and TIMERO start data (bit 4 in the timer mode register $=$ " 0 ") are set in the timer mode register to start TIMERO. The UPCOUNTER is incremented one input at a time. The COMPARATOR always compares contents of the incremented UPCOUNTER with those of TIMER REG0, and if these match, the match signal (internal interrupt: INTTO) is generated. This match clears contents of UPCOUNTER and increment starts again from 00 H . Therefore, the interval is set by count time, which is a count value set by TIMER REG0. This allows the timer to operate as an interval timer which generates interrupts repeatedly.

By setting (1) bit 1 (MKTO) of the interrupt mask register (MKL), internal interrupt (INTT0) is disabled.
The TO output has timers COMPARATOR match signal and TIMER F/F complemented by фз ( $250 \mathrm{~ns}: 12-\mathrm{MHz}$ operation) internal clocks, and can obtain a square wave which has a half period of the count time or фз. By setting the timer/event counter mode register (ETMM), this output can be used for the timer event counter reference time.

By setting the serial mode register (SMH), the timer can be used as the serial clock ( $\overline{\mathrm{SCK}}$ ) in serial interface.

Fig. 2-15 Timer Block Diagram


Remarks 1. $\phi_{3}=f \times x \times 1 / 3$
2. $\phi_{12}=\mathrm{f}_{\mathrm{x}} \mathrm{x} \times 1 / 12 \quad$ Where, $\mathrm{fxx}=$ oscillation frequency $(\mathrm{MHz})$
3. $\phi 384=\mathrm{fxx} \times \mathrm{t} / 384$
(1) Timer mode register (TMM)

This is an 8-bit register which controls TIMER0, TIMER1, and TIMER F/F operation (see Fig. 2-16).
The timer mode register bits 0 and 1 (TF0, TF1) control the TIMER F/F operating mode, bits 2 and 3 (CK00, CK01) control TIMERO input clock, bit 4 (TS0) controls TIMER0 operation. Bits 5 and 6 (CK10, CK11) control TIMER1 input clock, and bit 7 (TS1) controls TIMER1 operation.
TS0 and TS1 bits clear these UPCOUNTERs to 00 H by " 1 ", and stop increment. By changing " 1 " to " 0 ", the UPCOUNTER starts increment from 00 H .

The internal clock ( $\phi 3$ ) divides the oscillator frequency by 3, the internal clock ( $\phi_{12}$ ) divides it by 12, and the internal clock ( $\phi$ з84) divides it by 384.

After RESET input, the timer mode register is set to FFH, the UPCOUNTERs in TIMERO and TIMER1 are cleared in the suspended state, and TIMER F/F is reset.

Fig. 2-16 Timer Mode Register (TMM) Format


TIMER1 Operation

| 0 | Increment |
| :---: | :--- |
| 1 | Reset |

### 2.7 TIMER/EVENT COUNTER

The $\mu$ PD78C17 and 78C18 have a 16-bit multi-function timer/event counter having the following functions.
o Interval timer
o External event counter
o Frequency measurement
o Pulse width measurement
o Programmable square wave output
o One pulse output

The timer/event counters are composed of 16-bit timer/event counter upcounter (ECNT), timer/event counter capture register (ECPT), comparator, timer/event counter REG0 and REG1 (ETM0, ETM1), control circuits for I/O, interrupt, and clear.

ECNT is a 16-bit upcounter which counts an input pulse, and cleared by the clear control circuit.
The ECPT register is a 16 -bit buffer register which retains the contents of ECNT. The timing to latch contents of ECNT by the ECPT register is the falling edge of Cl input when input to ECNT is an internal clock, and is the falling edge of TO output when input to ECNT is Cl input.

The ETM0 and ETM1 registers are two 16-bit registers which set a number of counts and data is exchanged by 16 -bit data transfer instructions via an extended accumulator.

The comparator compares contents of ECNT with contents of the ETM0 and ETM1 registers, and if these match, a match signal is generated.

The interrupt control circuit controls interrupts from the timer/event counter. The following interrupt sources are generated. These are generated by three signals: the ECNT and ETMO register match signal (INTE0), the ECNT and ETM1 register match signal (INTE1), and the Cl input or timer output (TO) falling edge (INTEIN).

Fig. 2-17 Timer/Event Counter Block Diagram


Remarks $\quad \phi_{12}=f_{x x} \times 1 / 12$, where $f_{x x}=$ oscillation frequency $(\mathrm{MHz})$

Next, using pulse width measurement as an example, the operation is described.
This operation purpose is measurement for high-level width of external pulse input to Cl . This is performed by setting the timer/event counter mode register (ETMM) to 09H.

ECNT continues internal clock ( $\phi 12$ ) count while CI is high. If the external pulse which is input to Cl falls, the contents of ECNT are transferred to the ECPT register. ECNT is cleared and an internal interrupt (INTEIN) is generated (see Fig. 2-18). Therefore, using contents of the ECPT register and internal clock period, the pulse width is measured.

Fig. 2-18 Pulse Width Measurement


The $\mu$ PD78C17 and 78C18 have an output control circuit which outputs pulses which can be changed in pulse width and period by interlocking with the timer/event counter.

The output control circuit outputs are COO output and CO1 output. Because these share the same configuration, COO output is described. Fig. 2-19 shows the COO configuration. COO output is a master-slave type output. The first phase level F/F (LVO) retains the level which is output next, and the second phase output latch outputs the LVO level to off-chip.

By setting the timer/event counter output mode register (EOM), LVO can be set/reset. LVO has a level inversion pin (INV) and LVO level can be inverted at the output time by setting the timer/event counter mode register.

Timing when the output latch outputs LVO level to off-chip is performed by output timing of the timer/event counter mode register setting.

Fig. 2-19 Output Control Circuit


Next, the operation which outputs a square wave to the COO pin is described.
At first, after ECNT is cleared, a count value (ETM0 < ETM1) is set in the ETM0 and ETM1 registers, and data for LVO initial status specification and to enable LVO level inversion is set in the timer/event counter output mode register.

In the timer/event counter mode register, by setting an input to ECNT to $\phi_{12}(1 \mu \mathrm{~s}: 12-\mathrm{MHz}$ operation) internal clock, the ECNT clear mode to the ECNT and ETM1 register match signal, and CO0 pin output timing to the ECNT and ETM0 register match signal or ECNT and ETM1 register match signal, the timer/event counter starts operation.

ECNT is incremented one $\phi_{12}$ internal clock at a time, the comparator compares incremented ECNT with the ETM0 and ETM1 registers, and if these match, the match signal (CPO, CP1) is generated. By this match signal, LVO level is output to the COO pin, and LVO level is inverted.

ECNT is cleared by the ECNT and ETM1 register match signal (CP1), ECNT increments again from 0000H, and the above-mentioned steps are repeated (see Fig. 2-20).

Therefore, a programmable square wave which has the ETM0 and ETM1 register count as a pulse width is output.

Fig. 2-20 Square Wave Output


Remarks ETMO register $=m$
ETM1 register $=\mathrm{n} \quad(\mathrm{m}<\mathrm{n}: \mathrm{m}$ and n are count values.)
(1) Timer/event counter mode register (ETMM)

This is an 8-bit register which controls the timer/event counter (see Fig. 2-21).
The timer/event counter mode register bits 0 and 1 (ET0, ET1) control the timer event counter upcounter (ECNT) input clock, bits 2 and 3 (EMO, EM1) control the ECNT clear mode, bits 4 and 5 (CO00, CO01) control output timing when the output latch contents are output to the counter output0 (COO). Bits 6 and 7 (CO10, CO11) control CO1 output timing.

The internal clock ( $\phi_{12}$ ) divides the oscillation frequency by 12.
After RESET input or in the hardware STOP mode, the timer/event counter mode register is reset to 00 H .
Fig. 2-21 Timer/Event Counter Mode Register Format


CO1 Output Timing

| 0 | 0 | ECNT and ETM1 match |
| :---: | :---: | :--- |
| 0 | 1 | Setting prohibited |
| 1 | 0 | ECNT and ETM1 match, or <br> Cl input fall |
| 1 | 1 | ECNT and ETM0 match, or <br> ECNT and ETM1 match |

(2) Timer/event counter output mode register (EOM)

This is an 8-bit register which controls the timer/event counters CO0 and CO1 (Counter Output 0,1) operating mode.

The timer/event counter output mode register bits 0 and 4 (LOO, LO1) control whether or not LVO and LV1 level are output to the CO0 and CO1 pins, bits 1 and 5 (LD0, LD1) control whether or not LV0 and LV1 level are inverted at an output timing specified by the timer/event counter mode register, bits 2, 3, 6, and 7 (LRE0, LRE1, LRE2, LRE3) control LV0 and LV1 setting/resetting.

Bits LO0, LO1, LRE0, LRE1, LRE2, and LRE3 are automatically reset (0) after individual operations. After RESET input or in the hardware STOP mode, the timer/event counter output mode register is reset to 00 H .

Fig. 2-22 Timer/Event Counter Output Mode Register (EOM) Format


LVO Data Output

| 0 | No operation |
| :---: | :--- |
| 1 | Output contents of LVO |

LVO Level Inversion

| 0 | Disable |
| :---: | :--- |
| 1 | Enable |

LV0 Set/Reset

| 0 | 0 | No operation |
| :--- | :--- | :--- |
| 0 | 1 | Resets LV0 |
| 1 | 0 | Sets LV0 |
| 1 | 1 | Setting prohibited |

LV1Data Output

| 0 | No operation |
| :---: | :--- |
| 1 | Output contents of LV1 |

LV1 Level Inversion

| 0 | Disable |
| :---: | :--- |
| 1 | Enable |

LV1 Set/Reset

| 0 | 0 | No operation |
| :---: | :---: | :--- |
| 0 | 1 | Resets LV1 |
| 1 | 0 | Sets LV1 |
| 1 | 1 | Setting prohibited |

### 2.8 SERIAL INTERFACE

The $\mu$ PD78C17 and 78C18 have the serial interface using the transmit/receive method by start/stop bit. The three types of operating modes are shown below.

- Asynchronous (start-stop) mode : Establishes data bit synchronization and character synchronization by start bit.
- Synchronous mode
: Data transfer is performed in synchronization with the serial clock.
- I/O interface mode
: As for serial data transfer in the $\mu$ PD7801/78C06A etc., data transfer is performed in synchronization with the serial clock.

The serial interface block is composed of the serial data input ( RxD ), serial data output (TxD), 3 serial clock input/output (SCK) pins, transfer control block, two 8-bit serial registers for transmission and reception, and 8bit transmission buffer and reception buffer (see Fig. 2-23).

As the serial registers and buffers for transmission and reception are provided, transmission or reception is individually performed (full-duplex double buffer transmitter/receiver)

However, the serial clock ( $\overline{\mathrm{SCK}}$ ) is shared in transmission and reception, and half-duplex transmission/ reception is performed in the synchronous mode and I/O mode.

Fig. 2-23 Serial Interface Block Diagram


Remarks $\quad \phi_{24}=f_{x x} \times 1 / 24 \quad$ Where, $f_{x x}=$ oscillation frequency $(\mathrm{MHz})$
$\phi_{384}=\mathrm{fxx} \times 1 / 384$
(1) Asynchronous mode

In case of the asynchronous mode, clock rate, character length, number of stop bits, parity enable, and odd or even parity specifications can be controlled by the serial mode register (SML).

Transmission operation is enabled by setting (1) bit 2 (TxE) of the serial mode register (SMH).
If data is written to the transmission buffer by the "MOV TXB, A" instruction and preceding data transfer is terminated, contents of the transmission buffer are transferred to the serial register automatically. The start bit ( 1 bit), parity bit (odd/even number, no parity), and stop bit (1 or 2 bits) are automatically added to data which is transferred to the serial register. And this data is transmitted from the TxD pin starting from the least significant bit (LSB).

If the transmit buffer is empty, the internal interrupt (INTST) is generated.
Transmission data is transmitted from the TxD pin at the fall of $\overline{S C K}$ in the transfer speed of $\times 1, x 1 / 16$, or $\times 1 / 64$ serial clock (SCK).

The maximum data transfer speed in transmission is set by SCK and clock rate in $12-\mathrm{MHz}$ operation as shown below.

|  | Internal Clock |  | External Clock |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SCK | Data Transfer Speed | SCK | Data Transfer Speed |
| x1 | 500 kHz | 500 kbps | 660 kHz | 660 kbps |
| $\times 16$ | 2 MHz | 125 kbps | 2 MHz | 125 kbps |
| $\times 64$ |  | 31.25 kbps |  | 31.25 kbps |

When TxE is " 0 " or the serial register has no transmitted data, the TxD pin is in the marking state (1). By setting bit 2 (MKST) of the interrupt mask register (MKH), the internal interrupt (INTST) is disabled.

Fig. 2-24 Asynchronous Data Format


Fig. 2-25 Serial Mode Register Format in Asynchronous Mode


Receive operation is enabled by setting (1) bit 3 ( RxE ) of the serial mode register (SMH).
The start bit is confirmed by detecting the low level of RxD input and the low level after 1 or 2 bits.
Reception is performed by sampling character bit, parity bit, and stop bit following the low level. When data specified in the serial register from RxD is input, data is transferred to the receive buffer. If the receive buffer is full, the internal interrupt (INTSR) is generated.

By setting (1) bit 1 (MKSR) of the interrupt mask register (MKH), the internal interrupt (INTSR) is disabled.

In reception, odd or even parity is checked (when PEN bit = 1). If data do not match (parity error), if stop bit is low (framing error), or if the next data is transferred to the receive buffer when the receive buffer is full (overrun error), the error flag is set (1).

However, because error interrupt mechanism is not provided, test is executed by the skip instruction (SKIT, SKNIT).

The serial clock ( $\overline{\mathrm{SCK}}$ ) can be selected as an external or internal clock by the serial mode register (SMH).
Three types of $\phi 24, \phi 384$, or TO outputs can be selected as internal clock. This clock can be output to offchip. Or the external serial clock can be input.

By using the internal clock (TO output) as $\overline{\text { SCK, }}$, the data transfer speed can be flexibly changed by program.

The maximum data transfer speed in reception is set by $\overline{\mathrm{SCK}}$ and the clock rate in $12-\mathrm{MHz}$ operation as shown below.

|  | Internal Clock |  | External Clock |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SCK | Data Transfer Speed | $\overline{\text { SCK }}$ | Data Transfer Speed |
| x $1^{\text {Note2 }}$ | 500 kHz | 500 kbps | $\begin{gathered} 660 \mathrm{kHz} \\ 1 \mathrm{MHz} \end{gathered}$ | 660 kbps <br> $1 \mathrm{Mbps}^{\text {Note } 1}$ |
| x16 |  | 125 kbps |  | 125 kbps |
| x64 |  | 31.25 kbps |  | 31.25 kbps |

Notes 1. If data of transfer speed 660 kbps to 1 Mbps is received, 2 stop bits are required.
2. In $\times 1$ clock rate, RxD and $\overline{\mathrm{SCK}}$ synchronization needs to be externally established.

For an example, when data is transferred in the data transfer speed of 110 to 9600 bps , when the timer input clock is set as internal clock ( $\phi_{12}$ ), the timer count value ( $C$ ) is shown below.

| Oscillation Frequency <br> (MHz) <br> Data Transfer <br> Speed (bps) | 7.3728 |  |  | 11.0592 |  |  |  | 14.7456 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 16 |  | 64 | 16 |  | 64 |  | 16 |  | 64 |  |
| 9600 | $\mathrm{C}=$ | 2 | - | $\mathrm{C}=$ | 3 |  | - | $\mathrm{C}=$ | 4 | $\mathrm{C}=$ | 1 |
| 4800 |  | 4 | $C=1$ |  | 6 |  | - |  | 8 |  | 2 |
| 2400 |  | 8 | 2 |  | 12 | $C=$ | 3 |  | 16 |  | 4 |
| 1200 |  | 16 | 4 |  | 24 |  | 6 |  | 32 |  | 8 |
| 600 |  | 32 | 8 |  | 48 |  | 12 |  | 64 |  | 16 |
| 300 |  | 64 | 16 |  | 96 |  | 24 |  | 128 |  | 32 |
| 150 |  | 128 | 32 |  | 192 |  | 48 |  | 256 |  | 64 |
| 110 |  | 175 | 44 |  | 262 |  | 65 |  | 370 |  | 88 |

(2) Synchronous mode

In the synchronous mode, data transfer is performed with 8-bit character length fixed, and with no parity bit. Therefore, the serial mode register (SML) is set to 0CH (see Fig. 2-26).

Transmission operation is enabled by setting (1) bit 3 (TxE) of the serial mode register (SMH).
If data is written to the transmit buffer by the "MOV TXB, $A$ " instruction and preceding data transfer is terminated, the contents of the transmit buffer are automatically transferred to the serial register and converted to serial data, and data starting from LSB are transmitted from TxD at the falling edge of SCK. The serial data is transferred in the same rate as for SCK.

Data transfer speed in transmission is maximum 500 kbps when an internal clock is used for SCK and maximum 1 Mbps when an external clock is used ( $12-\mathrm{MHz}$ operation).

When data is transferred from the transmit buffer to the serial register and the transmit buffer is empty, the internal interrupt (INTST) is generated.

When TxE is " 0 " or the serial register has no transmitted data, the TxD pin is in the marking state (1).

Fig. 2-26 Serial Mode Register Format in Synchronous Mode

SML


Synchronous Operation

Character Length 8-Bit Fixed

Parity Disable

SMH


SCK Selection

| 0 | 0 | Internal clock (TO output) |
| :---: | :---: | :--- |
| 0 | 1 | Internal clock ( $\phi_{384}$ ) |
| 1 | 0 | Internal clock ( $\phi_{24}$ ) |
| 1 | 1 | External clock |

Transmission Enable

| 0 | Disable |
| :--- | :--- |
| 1 | Enable |

Reception Enable

| 0 | Disable |
| :---: | :--- |
| 1 | Enable |

Search Mode

| 0 | Disable |
| :---: | :--- |
| 1 | Enable |

In the synchronous mode, 2 types of receive operation can be selected. This mode can be controlled by SE bit of the serial mode register (SMH).

By setting SE bit (1), the search mode is set. On each 1-bit reception from the RxD pin, the contents of the serial register are transferred to the receive buffer and the internal interrupt (INTSR) is generated. Because the $\mu$ PD78C17(A)/78C18(A) don't have a synchronous character detection circuit by hardware, a synchronous character detection is required by software.

If receive synchronization is established after a synchronous character is detected, SE bit is reset (0) By resetting the SE bit, the character mode is set. On each 8-bit data reception, the contents of the serial register are transferred to the receive buffer and the internal interrupt (INTSR) is generated.

By setting (1) MKSR bit of the interrupt mask register, the internal interrupt (INTSR) is disabled.
In the synchronous mode, data is output from TxD at the falling edge of $\overline{\mathrm{SCK}}$, and data is input from RxD at the rising edge of $\overline{S C K}$

SCK can be selected as an internal clock or external clock by setting the serial mode register (SMH).
Data transfer speed in reception is maximum 500 kbps when an internal clock is used for SCK and maximum 660 kbps when an external clock is used ( $12-\mathrm{MHz}$ operation).
(3) I/O interface mode

When input/output is extended to off-chip or I/O controllers (A/D converter, liquid crystal display controller, etc.) are connected to this chip, this mode is effective.

In the I/O interface mode, data transfer is performed starting from the most significant bit (MSB) with 8 -bit character length fixed, and with no parity bits. Therefore, the serial mode register (SML) should be set to 0 CH and bit 5 (IOE) of the serial mode register (SMH) is set to " 1 ".

This mode establishes synchronization by controlled SCK (8 cycles of the serial clock) and SCK should be high except during data transfer.

The transmission operation is enabled by setting (1) bit 2 (TxE) of the serial mode register (SMH).
If data is written by the "MOV TXB, A" instruction, data is transferred to the serial register automatically, and is output from TxD at the falling edge of controlled $\overline{\mathrm{SCK}}$. The transmit buffer is empty, the internal interrupt (INTST) is generated

Data transfer speed in transmission is maximum 500 kbps when an internal clock is used for $\overline{\text { SCK }}$ and maximum 1 Mbps when an external clock is used (12-MHz operation).

The reception operation is enabled by setting (1) bit 3 ( RxE ) of the serial mode register (SMH), and receive data is input to the serial register at the rising edge of controlled $\overline{\text { SCK }}$. When the serial register receives 8 -bit data, data is transferred from the serial register to the receive buffer and the internal interrupt (INTSR) is generated.

SCK can be selected as an internal clock or external clock by the serial mode register (SMH).
Data transfer speed in reception is maximum 500 kbps when an internal clock is used for SCK and maximum 660 kbps when an external clock is used for $\overline{\mathrm{SCK}}$ ( $12-\mathrm{MHz}$ operation). 6 states or more is required in 8th SCK high-level width.

Fig. 2-27 Serial Mode Register Format in I/O Interface Mode

(4) Serial mode register (SML, SMH)

These are two 8-bit registers which control the serial interface operation (see Figs. 2-28 and 2-29).
The serial mode low register (SML) bits 0 and 1 ( $\mathrm{B} 1, \mathrm{~B} 2$ ) control switchover of the asynchronous mode and synchronous operation and clock rate in the asynchronous mode, bits 2 and 3 (L1, L2) control character length, bit 4 (PEN) controls parity enable, bit 5 (EP) controls odd or even parity, and bits 6 and 7 (S1, S2) control a number of stop bits.

After RESET input or in the hardware STOP mode, the serial mode low register (SML) is set to 48 H .
The serial mode high register (SMH) bits 0 and 1 (SK1, SK2) control whether an internal clock or external clock is used as the serial clock ( $\overline{\mathrm{SCK}}$ ), bit 2 (TxE) controls the transmission operation, bit 3 (RxE) controls the reception operation, bit 4 (SE) controls whether or not the search mode is set in the synchronous mode. Bit 5 (IOE) controls whether the synchronous mode or I/O interface mode is set, and bit 6 (TSK) starts the serial clock when data is received using the internal clock in the I/O interface mode. The TSK bit is automatically reset (0) after the serial clock starts.

When the serial clock is specified as an internal clock, the SCK value is determined by the following expressions.
Internal clock ( $\phi 24$ ):

$$
\overline{S C K}=f_{X X} / 24
$$

Internal clock (ф384):

$$
\overline{\mathrm{SCK}}=\mathrm{fxx} / 384
$$

Internal clock (TO output):
Timer input clock is $\phi_{12}$ :

$$
\overline{\mathrm{SCK}}=\mathrm{fxx} /(24 \times \mathrm{C})
$$

Timer input clock is $\phi 384$ :

$$
\overline{\mathrm{SCK}}=\mathrm{fxx}_{\mathrm{x}} /(768 \times \mathrm{C})
$$

TIMER F/F input is $\phi_{3}$ :

$$
\overline{\text { SCK }}=\mathrm{fxx} / 6
$$

However, fxx is set in the oscillation frequency, $\overline{\mathrm{SCK}}$ is set in the serial clock, and C is set in the timer count value.

When TIMER F/F input is $\phi 3$ in case of the internal clock (TO output), the asynchronous mode can only be used when the clock rate is 16 or 64.


Fig. 2-28 Serial Mode Low Register (SML) Format


Fig. 2-29 Serial Mode High Register (SMH) Format


### 2.9 ANALOG/DIGITAL CONVERTER

The $\mu$ PD78C17 and 78C18 have on-chip 8-bit high-speed and high-resolution analog/digital (A/D) converter with 8-multiplexed analog input (AN7 to AN0), and 4 "Conversion Result" registers (CR0 to CR3) to retain a conversion result. This A/D converter uses the successive approximation method.

In the A/D converter operation, either the scan mode or select mode can be selected by software.
In the select mode, one of analog inputs is selected by the A/D channel mode register before starting A/D conversion. Conversion values are stored to CR0 through CR3 sequentially. In the scan mode, Analog conversion values AN0 to AN3 or AN4 to AN7 are stored to CR0 through CR3 sequentially. This mode switchover is specified by the $A / D$ channel mode register.

In case of the select mode, one of the analog inputs is selected by the A/D channel mode register and the $A /$ D conversion starts. Conversion values are stored to CRO through CR3 sequentially. When four CR registers are set to conversion values, the internal interrupt (INTAD) is generated. The A/D converter continues A/D conversion and sequential storage of conversion values beginning with CRO until the A/D channel mode register is changed.

In case of the scan mode, the analog input AN0 to AN3 (ANI2 $=0$ ) or AN4 to AN7 (ANI2 $=1$ ) can be selected.
If bit 3 (ANI2) of the A/D channel mode register is set to " 0 ", analog inputs AN0, AN1, AN2, AN3 and AN0 are selected in that order. These input A/D conversion values CRO, CR1, CR2, CR3, and CR0 are stored in that order. If ANI2 of the A/D channel mode register is set to " 1 ", analog inputs AN4, AN5, AN6, AN7, and AN4 are selected in that order, and these input A/D conversion values CRO, CR1, CR2, CR3, and CRO in that order. In the scan mode, like in the select mode, when four CR registers are set to conversion values, the internal interrupt (INTAD) is generated.

In the scan mode, too, the above-mentioned operation is repeated until the $A / D$ channel mode register is changed.

By setting (1) bit 0 (MKAD) of the interrupt mask register (MKH), the internal interrupt (INTAD) is disabled.

Fig. 2-30 A/D Converter Block Diagram


Caution Capacitors should be connected to the analog input pins and reference voltage input pins in order to prevent mulfunction due to noise.

(1) A/D channel mode register (ANM)

This is an 8-bit register which controls A/D converter operation. Bit 0 (MS) of the A/D channel mode register controls the operating mode, bits 1, 2, and 3 (ANIO, ANI1, ANI2) controls A/D conversion input, and bit 4 (FR) controls A/D operation according to change of the oscillator frequency.

In the A/D channel mode register, the operating mode specification is written, and the contents of this register are read. Therefore, in the A/D interrupt generation, analog input data distinction is possible.

After RESET input or in the hardware STOP mode, the A/D channel mode register is set to 00 H .
Fig. 2-31 A/D Channel Mode Register Format


|  | 0 | Oscillator frequency $>9 \mathrm{MHz}$ <br> (192 states) |
| :---: | :---: | :--- |
| 1 | Oscillator frequency $\leq 9 \mathrm{MHz}$ <br> (144 states) |  |

(2) A/D converter operation control method

The A/D converter can stop conversion operation by controlling the Varef input voltage. If a voltage greater than $\mathrm{V}_{\mathbf{I} 1}$ is input to the $\mathrm{V}_{\text {aref }}$ pin, the $\mathrm{A} / \mathrm{D}$ converter starts conversion operation and the conversion results are guaranteed in $V_{\text {aref }}=3.4 \mathrm{~V}$ to $A V_{d d}$. If the $\mathrm{V}_{\text {aref pin }}$ input voltage is set to less than Vili during the conversion operation, the A/D converter conversion operation stops. At this time, contents of CRO to CR3 are undefined.

Even if the Varef input voltage is changed for A/D converter stop control, the A/D channel mode register (ANM) is not affected. Therefore, if the $\mathrm{V}_{\text {AREF }}$ input voltage is greater than 3.4 V , the $\mathrm{A} / \mathrm{D}$ converter restarts operation beginning with storage of conversion values to CRO in the mode directly before the stop state is set.

Even if the Varef input voltage level is changed, the detection function of AN4 to AN7 input edge is not affected.

## Caution When Varef is low, inputs ANO to AN7 in the range of AVss to AVdd are necessary.

### 2.10 ZERO-CROSS DETECTOR

The INT1 pin and INT2/TI (shared as PC3) pin can be made to execute zero-cross detection operations by setting the zero-cross mode register.

The zero-cross detector has a self-bias type high-gain amplifier. It biases the input to the switching point and generates digital displacement in response to a small input displacement.

Fig. 2-32 Zero-Cross Detector


The zero-cross detector detects a negative-to-positive or positive-to-negative transition of the AC signal input through an external capacitor and generates a digital pulse which changes from 0 to 1 or 1 to 0 at each transition point.

Fig. 2-33 Zero-Cross Detection Signal


A digital pulse generated in the zero-cross detector of the INT1 pin is sent to the interrupt control circuit. The INTF1 interrupt request flag is set at the zero-cross point from the negative to the positive state of the AC signal (rising edge), and if INT1 interrupt is enabled, interrupt servicing is started. A digital pulse generated in the $\overline{\mathrm{NT} 2} / \mathrm{TI}$ pin zero-cross detector is sent to the interrupt control circuit and interrupt servicing can be started at the zero-cross point from the positive to the negative state of the AC signal (falling edge) as with the INT1 pin, and can also be used as a timer input clock.

The format of the zero-cross mode register (ZCM), which controls self-bias for zero-cross detection of the INT1 and INT2/TI pins, is shown in Fig. 2-34.

Fig. 2-34 Zero-Cross Mode Register Format

$\overline{\mathrm{INT}} / \mathrm{T} 1$ Pin

| 0 | Does not generate self bias |
| :---: | :--- |
| 1 | Generates self-bias |

When the ZC1 and ZC2 bits of the zero-cross mode register are set to " 0 ", a self-bias for zero-cross detection of each pin is not generated and each pin responds as a normal digital input.

When the ZC1 and ZC2 bits are set to " 1 ", a self-bias is generated and an AC input signal zero-cross can be detected by connecting a capacitor to each pin. Each pin with ZC1 and ZC2 bits set to "1" can be directly driven without the use of an external capacitor. In this case, each pin responds as a digital input. However, an input load current is necessary and an external circuit output driver must be considered. Thus, when no zero-cross detection is executed and each pin is used simply as an interrupt input or timer input, the ZC1 and ZC2 bits of the zero-cross mode register should be set to " 0 ".

RESET input sets both the ZC1 and ZC2 bits to " 1 " and a self-bias is generated.
The zero-cross function of the INT2/TI (shared as PC3) pin can operate only when the control mode is specified by the MODE CONTROL C register (MCC). In the port mode, the zero-cross detection function does not operate.

## Caution Unlike other CMOS circuits, a supply current is always present in the zero-cross detector because of its operation points. This also applies in the standby modes (HALT and software/hardware STOP modes). Thus, when the zero-cross detector is operated (with self-bias generation: ZCX = 1), slightly more current flows than without zero-cross detector operation, and its effect is greater in the software/hardware STOP mode.

## 3. INTERRUPT FUNCTIONS

There are 3 kinds of external interrupt request and 8 kinds of internal interrupt requests. The 11 kinds of interrupt requests are divided into 6 groups, each of which is assigned a different priority and interrupt address.

The priority of these interrupt sources and interrupt addresses are as follows.

| Priority | Interrupt <br> Address | Interrupt Request |  | External/ Internal |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 4 | $\overline{\mathrm{NMI}}$ | Falling edge | External |
| 2 | 8 | INTTO | Match signal from TIMERO | Internal |
|  |  | INTT1 | Match signal from TIMER1 |  |
| 3 | 16 | INT1 | Rising edge | External |
|  |  | INT2 | Falling edge |  |
| 4 | 24 | INTE0 | Match signal from timer/event counter | Internal |
|  |  | INTE1 | Match signal from timer/event counter |  |
| 5 | 32 | INTEIN | Cl pin or TO fall signal | Internal |
|  |  | INTAD | A/D converter interrupt |  |
| 6 | 40 | INTSR | Serial reception interrupt | Internal |
|  |  | INTST | Serial transmission interrupt |  |

### 3.1 INTERRUPT CONTROL CIRCUIT CONFIGURATION

The interrupt control circuit consists of a request register, a mask register, a priority control, a test control, an interrupt enable F/F, and a test flag register (see Fig. 3-1).

Fig. 3-1 Interrupt Control Circuit Block Diagram


## (a) REOUEST REGISTER

This register consists of 11 interrupt request flags which are set by the different interrupt requests. A flag is reset when an interrupt request is acknowledged or a skip instruction (SKIT or SKNIT) is executed. RESET input resets all flags.

There are 11 types of interrupt request flags.

- INTFNMI

Set (1) by a falling edge input to the NMI pin. Unlike other interrupt request flags, this flag cannot be tested by a skip instruction.

- INTFTO

Set (1) by TIMERO COMPARATOR match signal.

- INTFT1

Set (1) by TIMER1 COMPARATOR match signal.

- INTF1

Set (1) by a rising edge input to the INT1 pin.

- INTF2

Set (1) by a falling edge input to the INT2 pin.

- INTFEO

Set (1) by a match signal when timer/event counter ECNT and ETMO register contents match.

- INTFE1

Set (1) by a match signal when timer/event counter ECNT and ETM1 register contents match.

- INTFEIN

Set (1) by a falling edge of the timer/event counter CI input or timer output (TO).

- INTFAD

Set (1) when A/D converter conversion values are transferred to the four registers CR0 to CR3.

- INTFSR

Set (1) when the serial interface receive buffer becomes full.

- INTFST

Set (1) when the serial interface transmit buffer becomes empty.

## (b) MASK REGISTER

This is a 10-bit mask register which handles all interrupt requests except non-maskable interrupts ( $\overline{\mathrm{NMI}) \text {. It }}$ can be set (1) or reset (0) bit-wise by an instruction. An interrupt request is masked (disabled) or enabled when the corresponding bit of the mask register is " 1 " or " 0 ", respectively.

All bits of the mask register are set by RESET input and all interrupt requests except non-maskable interrupts are masked. All bits of the mask register are set in the hardware STOP mode.

Fig. 3-2 Mask Register (MKL, MKH) Format


|  | 0 | INTST mask release |
| :--- | :--- | :--- |
| 1 | INTST mask |  |

## (c) PRIORITY CONTROL circuit

This circuit controls the 6 priority levels described earlier. If two or more interrupt request flags are set simultaneously, the interrupt with the highest priority according to the priority is acknowledged.

## (d) TEST CONTROL circuit

This circuit comes into operation when a skip instruction (SKIT or SKNIT) is executed to test interrupt request flags (except INTFNMI) for each interrupt source, $\overline{\text { NMI }}$ pin states, and test flags.
(e) INTERRUPT ENABLE F/F (IE F/F)

This is a flip-flop which is set by the El instruction and reset by the DI instruction. This flip-flop is reset when an interrupt is acknowledged, and by $\overline{\text { RESET input, too. Interrupts are enabled when this flip-flop is set, }}$ and disabled when it is reset.

## (f) TEST FLAG REGISTER

This register consists of 7 test flags which do not generate interrupt requests. These flags are tested or reset by the skip instructions (SKIT, SKNIT).

- OV Set (1) when the timer/event counter ECNT overflows.
- ER

Set (1) in the event of a parity error, framing error or overrun error in serial interface.

- SB

Set (1) if Vdd pin increases from a level lower than specified to a level higher than specified.

- AN7 to AN4

Set (1) by a falling edge input to pins AN7 to AN4.

### 3.2 NON-MASKABLE INTERRUPT OPERATION

When the interrupt request flag (INTFNMI) is set by a falling edge input to the $\overline{\text { NMI }}$ pin, a non-maskable interrupt is acknowledged by means of the following procedure irrespective of the EI/DI state (see Fig. 3-3).
(i) A check is made to see if INTFNMI is set at the end of each instruction. If INTFNMI is set, a nonmaskable interrupt is acknowledged and INTFNMI is reset.
(ii) When the non-maskable interrupt is acknowledged, the IE F/F is reset and all interrupts except for nonmaskable interrupts and the SOFTI instruction are placed in the disabled state (DI state).
(iii) PSW, PC high byte, and PC low byte are saved into the stack memory in that order.
(iv) The program jumps to the interrupt address (0004H).

These interrupt operations are automatically carried out in 16 states.

The interrupt request flag (INTFNMI) cannot be tested by the skip instruction. However, the $\overline{\mathrm{NMI}}$ pin status can be tested by the skip instruction (SKIT NMI, SKNIT NMI). Therefore, by testing the NMI pin status with the skip instructions in several times in the non-maskable interrupt service routine, noise of comparatively long period or periodical noise can be removed. The $\overline{\mathrm{NMI}}$ pin status is not changed even if the status is tested by the skip instruction.

Fig. 3-3 Interrupt Operation Procedure


### 3.3 MASKABLE INTERRUPT OPERATION

Interrupt requests except non-maskable interrupts and the SOFTI instruction are maskable interrupts which can be enabled/disabled (IE F/F set/reset) by the EI/DI instructions and can be masked individually by means of the mask register.

When an external maskable interrupt is recognized as a normal interrupt signal by an active level input for more than the specified time, an interrupt request flag is set. If an internal interrupt request is generated, an interrupt request flag is immediately set. Once the interrupt request flag is set, both the external and internal interrupts are serviced using the following procedure (see Fig. 3-3).
(i) In the El state (IE F/F = 1), a check is made to see if the interrupt request flag has been set at the end checked at end of each instruction. If the flag has been set, the interrupt cycle starts. However, interrupt requests masked by the mask register are not checked.
(ii) If two or more interrupt request flags have been set simultaneously, their priorities are checked. The interrupt with the highest priority is acknowledged and the others are held pending.
(iii) When an interrupt request is acknowledged, the interrupt request flag is automatically reset. If two types of interrupt requests with the same priority have both been unmasked by the mask register, the interrupt request flag is not reset. This is because the two types are identified by software at a later stage.
(iv) When an interrupt request is acknowledged, the IE F/F is reset, and all interrupts except non-maskable interrupts and the SOFTI instruction are placed in the disabled state (DI state).
(v) The PSW, upper PC byte, and lower PC byte are saved to the stack memory in that order.
(vi) The program jumps to the interrupt address.

These interrupt operations are automatically carried out in 16 states.
The pending interrupt requests are acknowledged if there are no other interrupt requests of higher priority when interrupts are enabled by execution of the El instruction.

With maskable interrupts there are two types of interrupt requests with the same priority and same interrupt address. Unmasking both types, unmasking one type, or masking both kinds can be selected by setting the mask register.

## (1) When both types are unmasked

The corresponding bits of the mask register for two types of interrupt requests are both set to " 0 ". In this case, the interrupt request is the logical sum of the two interrupt request flags.

If an interrupt request is acknowledged in accordance with the interrupt operation as a result of setting one or both interrupt request flags having the same priority and the program jumps to the interrupt address, the interrupt request flag is not reset. Therefore, the interrupt request is identified by executing a skip instruction which tests the interrupt request flag at the beginning of the interrupt service routine, and the interrupt request flag is reset.

## (2) When one type is unmasked

For two types of interrupt requests having the same priority, the corresponding bit of the mask register for the interrupt request to be unmasked is set to " 0 " and the other bit is set to " 1 ". In this case, if an interrupt request is generated by setting the unmasked interrupt request flag and that interrupt request is acknowledged in accordance with the interrupt operation, the interrupt request flag is automatically reset.

When the masked interrupt request flag is set, that interrupt request is held pending. When the pending interrupt request is unmasked, it is acknowledged if there are no other interrupt requests of higher priority in the interrupt enable state.
(3) When both types are masked

The corresponding bits of the mask register for two types of interrupt request are both set to " 1 ". In this case, the interrupt requests are held pending are not acknowledged when the interrupt request flag is set. When the pending interrupt requests are unmasked, they are acknowledged if there are no other interrupt requests of higher priority in the interrupt enabled state.

### 3.4 INTERRUPT OPERATION BY SOFTI INSTRUCTION

When the SOFTI instruction is executed, the program jumps unconditionally to the interrupt address $(0060 H)$. The SOFTI instruction interrupt is not affected by the IE F/F, and the IE F/F is not affected when this instruction is executed.

The servicing procedure for an interrupt generated by the SOFTI instruction is as follows:
(i) The PSW, upper PC byte, and lower PC byte are saved to the stack memory in that order.
(ii) The program jumps to the interrupt address (0060H).

Caution If the skip condition is satisfied by the instruction (arithmetic or logical operation, increment/ decrement, shift, skip, or RETS instruction) immediately before the SOFTI instruction, the SOFTI instruction is executed and not skipped. When SOFTI instruction is executed, the SK flag of the PSW is saved as set (1) to the stack area. Thus, when the return is made from the SOFTI service routine, the PSW SK flag remains set and the instruction following the SOFTI instruction is skipped.

## 4. STANDBY FUNCTIONS

Three standby modes are available for the $\mu$ PD78C17 and 78C18 to save power consumption in the program standby mode (the HALT mode, software STOP mode, and hardware STOP mode).

### 4.1 HALT MODE

When the HLT instruction is executed, the HALT mode is set unless the interrupt request flag of the unmasked interrupt is set. In the HALT mode the CPU clock stops and program execution also stops. However, the contents of all registers and internal RAM just before the stoppage are retained. In the HALT mode, the timer, timer/event counter, serial interface, A/D converter, and interrupt control circuit are operational.

Table 4-1 shows the status of the $\mu$ PD78C17 and 78C18 output pins in the HALT mode.
Table 4-1 Output Pin Statuses

| Output Pin | Single ChipNote1 | External Expansion |
| :--- | :--- | :---: |
| PA7 to PA0 | Data retained | Data retained |
| PB7 to PB0 | Data retained | Data retained |
| PC7 to PC0 | Data retained | Data retained |
| PD7 to PD0 | Data retained | High-impedance |
| PF7 to PF0 | Data retained | Next address retained <br> Date2 <br> Data retainedNote3 |
| $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ | High-level | High-level |
| ALE | High-level | High-level |

Notes 1. $\mu$ PD78C18 only
2. Address output pin
3. Port data output pin

Caution Because an interrupt request flag is used to release the HALT mode, HLT instruction execution does not set the HALT mode if even a single interrupt request flag for an unmasked interrupt is set. Thus, when setting the HALT mode when there is a possibility that an interrupt request flag may have been set (when there is a pending interrupt), one of the following procedures should be followed: First process the pending interrupt; or, reset the interrupt request flag by executing a skip instruction; or, mask all interrupts except those used to release the HALT mode.

### 4.2 HALT MODE RELEASE

(1) Release by RESET signal

When the RESET signal changes from the high to low level in the HALT mode, the HALT mode is released and the reset state is set. When the $\overline{\operatorname{RESET}}$ signal returns to the high level, the CPU starts program execution at address 0 .

When the $\overline{\text { RESET }}$ signal is input, the RAM contents are retained but the contents of other registers are undefined.

Fig. 4-1 HALT Mode Release Timing (RESET Signal Input)


## (2) Release by interrupt request flag

The HALT mode is released if at least one interrupt request flag is set by the generation of a non-maskable interrupt ( $\overline{\mathrm{NMI}}$ ) or one of ten unmasked maskable interrupts (INTT0, INTT1, INT1, $\overline{\mathrm{INT}}$, INTE0, INTE1, INTEIN, INTAD, INTST, and INTSR).

When the HALT mode is released by a non-maskable interrupt, the instruction following the HLT instruction is not executed and the program jumps to the interrupt address $(0004 \mathrm{H})$ irrespective of the interrupt enabled/ disabled (EI/DI) state.

When the HALT mode is released by a maskable interrupt, operation after release differs depending on whether the El or DI state is set.

## (i) El state

The instruction following the HLT instruction is not executed and the program jumps to the corresponding interrupt address.

Fig. 4-2 HALT Mode Release Timing (in El State)


## (ii) DI state

Execution restarts with the instruction following the HLT instruction (without jumping to the interrupt address). Because the interrupt request flag used for release remains set, it should be reset by a skip instruction when required.

Fig. 4-3 HALT Mode Release Timing (in DI State)


### 4.3 SOFTWARE STOP MODE

When the STOP instruction is executed, the software STOP mode is set unless the interrupt request flag for an unmasked external interrupt is set. In the software STOP mode, all clocks stop. When this mode is set, program execution stops and the contents of all registers and internal RAM are retained (the timer upcounter is cleared to 00 H ). Only the $\overline{\mathrm{NMI}}$ and $\overline{\mathrm{RESET}}$ signals used to release the software STOP mode are valid, and all other functions stop.

The statuses of the $\mu$ PD78C17 and 78C18 output pins in the software STOP mode are the same as for the HALT mode, as shown in Table 4-1.

## Cautions 1. Internal interrupts should be masked before executing the STOP instruction to prevent errors due to an internal interrupt during the oscillation stabilization time at release of the software STOP mode.

2. The TIMER1 match signal is used as the signal to start CPU operation to secure an oscillation stabilization period after the software STOP mode has been released by setting the nonmaskable interrupt request flag. Thus, it is necessary to set a count value in TIMER REG which takes account of the oscillation stabilization time, and to set the timer mode register to the timer operating state, before executing the STOP instruction.

### 4.4 SOFTWARE STOP MODE RELEASE

## (1) Release by RESET signal

When the RESET signal changes from the high to low level in the software STOP mode, the software STOP mode is released and clock oscillation starts as soon as the reset state is set. When the $\overline{\operatorname{RESET}}$ signal is driven high after oscillation has stabilized, the CPU starts program execution at address 0 .

When the $\overline{\text { RESET }}$ signal changes from the high to low level, clock oscillation starts but it takes time for oscillation to stabilize. The $\overline{\operatorname{RESET}}$ signal low-level width must therefore be longer than the oscillation stabilization time.

When the RESET signal is input, the RAM contents are retained but the contents of other registers are undefined.

Fig. 4-4 Software STOP Mode Release Timing (RESET Input)


If the software STOP mode is released by the $\overline{\text { RESET signal, program execution starts at address } 0 \text { as in the }}$ case of a normal power-on reset. The SB (Standby) flag can be used to identify the program execution mode. The SB flag is set (1) when the VDD pin rises from the specified low level or below to the specified high level or above, and is reset (0) by executing a skip instruction. Thus, by testing the SB flag using a skip instruction in the program executed after RESET input, a set SB flag indicates a power-on start, and a reset SB flag indicates a start due to release of the software STOP mode.

## (2) Release by interrupt request flag

When the non-maskable interrupt request flag is set in the software STOP mode, the software STOP mode is released and simultaneously clock oscillation starts. When clock oscillation starts, the timer upcounter starts counting up from 00 H in accordance with the setting before execution of the STOP instruction. CPU operation is started by a match signal (wait time taking account of the oscillation stabilization time) from the TIMER1 UPCOUNTER. In this case, the UPCOUNTER match signal does not set the interrupt request flag. The timer mode register of the timer after generation of the match signal is set to FFH and timer operation is stopped.

After the elapse of the oscillation stabilization time, the program jumps to the interrupt address (0004H) irrespective of the interrupt enabled/disabled (EI/DI) state and without executing the instruction following the STOP instruction.

FIg. 4-5 Software STOP Mode Release Timing


### 4.5 HARDWARE STOP MODE

When the STOP signal changes from the high to low level, the hardware STOP mode is set. In this mode all clocks stop. When the hardware STOP mode is set, program execution stops and the internal RAM contents just before stoppage are retained, and the STOP signal used to release the hardware STOP mode is valid. All other functions stop and the reset state is set.

In the hardware STOP mode, the $\mu$ PD78C17 and 78C18 output pins become high-impedance.

### 4.6 HARDWARE STOP MODE RELEASE

When the STOP signal changes from the low to high level in the hardware STOP mode, the hardware STOP mode is released and simultaneously clock oscillation starts. After the elapse of the wait time (approximately 65 ms at 12 MHz ) which takes account of the oscillation stabilization time, the CPU starts program execution at address 0 (see Fig. 4-6).

Fig. 4-6 Hardware STOP Mode Release Timing


The hardware STOP mode is not released by a high-to-low transition of the $\overline{\text { RESET }}$ signal. When the STOP signal changes from low to high while the RESET signal is low, the hardware STOP mode is released and clock oscillation starts. If the $\overline{\mathrm{RESET}}$ signal returns from the low to high level, the CPU starts program execution at address 0 without waiting for the elapse of the oscillation stabilization time (see Fig. 4-7). For also the case where the $\overline{R E S E T}$ signal changes from high to low immediately after the hardware STOP mode is released (the $\overline{\text { STOP }}$ signal changes from low to high), the program is executed when the $\overline{\text { RESET }}$ signal returns from low to high (see Fig. 4-8).

The oscillation stabilization time should therefore be taken into account when returning the RESET signal to the high level.

After RESET signal input RAM contents are retained, but the contents of other registers are undefined.

Fig. 4-7 Hardware STOP Mode Release Timing


Fig. 4-8 Hardware STOP Mode Release Timing


In the case of a hardware STOP mode release, as with a release of the software STOP mode by means of the $\overline{\operatorname{RESET}}$ signal, it is possible to differentiate between a power-on start and a start due to release of the hardware STOP mode by testing the SB flag using a skip instruction.

### 4.7 LOW SUPPLY VOLTAGE DATA RETENTION MODE

The low supply voltage data retention mode can be set by decreasing the Vod supply voltage to 2.5 V after setting the software/hardware STOP mode. RAM contents can be retained with lower power consumption than in the software/hardware STOP mode.

Caution The software/hardware STOP mode should not be released while in the low supply voltage data retention mode. VdD must be raised to the normal operating voltage before the release is performed.

## 5. RESET OPERATIONS

When $\overline{\text { RESET }}$ input becomes low, then system reset is activated to create the following status. o INTERRUPT ENABLE F/F is reset and interrupt is disabled.
o All the interrupt mask registers are set (1) and interrupt is masked.
o An interrupt request flag is reset ( 0 ) and pended interrupt is eliminated.
o All PSWs are reset ( 0 ).
o 0000 H is loaded into the program counter (PC).
o The MODE A, MODE B, MODE C, and MODE F registers are set to FFH and the bits (MM0, 1, and 2) of the MODE CONTROL C and MEMORY MAPPING registers are respectively reset ( 0 ), then all the ports (A, B, C, D, and F) become input port (high-impedance).
o All the test flags but SB flag are reset (0).
o A timer mode register is set to FFH, and TIMER F/F is reset.
o The mode register (ETMM, EOM) of a timer/event counter is reset (0).
o The serial mode high register (SMH) of serial interface is reset ( 0 ), while the serial mode low register (SML) is set to 48 H .
o The A/D channel mode register of the A/D converter is reset ( 0 ).
o $\overline{W R}, \overline{R D}, A L E$ signals become high-impedance.
o The ZC1, ZC2 bits of the zero-cross mode register (ZCM) are set (1).
o Data memory and the following register contents are undefined.
o The internal timing generator is initialized.

```
Stack pointer (SP)
Expansion accumulator (EA, EA'), accumulator (A, A')
General register (B,C,D, E, H, L, B', C', D', E', H', L')
Output latch of each port
TIMER REG0, 1 (TM0, TM1)
TIMER/EVENT COUNTER REG0, 1 (ETM0, ETM1)
RAE bit of MEMORY MAPPING register
SB flag of test flag
```

When RESET input becomes high, the reset status is released. Then, execution of the program is started from 0000 H . The contents of various kinds of registers must be initialized or re-initialized in the program, if necessary.

## 6. INSTRUCTION SET

### 6.1 IDENTIFIER/DESCRIPTION OF OPERAND

| Identifier | Description |
| :---: | :---: |
| $\begin{aligned} & \text { r } \\ & \text { r1 } \\ & \text { r2 } \end{aligned}$ | $\begin{aligned} & \text { V, A, B, C, D, E, H, L } \\ & \text { EAH, EAL, B, C, D, E, H, L } \\ & \text { A, B, C } \end{aligned}$ |
| sr <br> sr1 <br> sr2 <br> sr3 <br> sr4 | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TXB, TM0, TM1, ZCM <br> PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CRO, CR1, CR2, CR3 <br> PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM <br> ETM0, ETM1 <br> ECMT, ECPT |
| rp <br> rp1 <br> rp2 <br> rp3 | $\begin{aligned} & \text { SP, B, D, H } \\ & \text { V,B, D, H, EA } \\ & \text { SP, B, D, H, EA } \\ & \text { B, D, H } \end{aligned}$ |
| rpa <br> rpa1 <br> rpa2 <br> rpa3 | $\mathrm{B}, \mathrm{D}, \mathrm{H}, \mathrm{D}+\mathrm{H}, \mathrm{D}, \mathrm{D}-\mathrm{H}-$ <br> B, D, H <br> B, D, H, D+, H+, D-, H-, D+byte, H+A, H+B, H+EA, H+byte D, H, D++, H++, D+byte, H+A, H+B, H+EA, H+byte |
| wa | 8-bit immediate data |
| word byte bit | 16-bit immediate data 8-bit immediate data 3-bit immediate data |
| f | CY, HC, Z |
| irf | NMI ${ }^{\text {Note, }, ~ F T 0, ~ F T 1, ~ F 1, ~ F 2, ~ F E 0, ~ F E 1, ~ F E I N, ~ F A D, ~ F S R, ~ F S T, ~ E R, ~ O V, ~ A N 4, ~ A N 5, ~ A N 6, ~ A N 7, ~ S B ~}$ |

Note NMI can also be described as FNMI.

## Remarks

## 1. sr to sr4 (special register)

| PA | PORT A | ETMM | TIMER/EVENT |
| :---: | :---: | :---: | :---: |
| PB | PORT B |  | COUNTER MODE |
| PC | PORT C | EOM | : TIMER/EVENT |
| PD | PORT D |  | COUNTER OUTPUT |
| PF | PORT F |  | MODE |
| MA | MODE A | ANM | : A/D CHANNEL MODE |
| MB | MODE B | CRO | : A/D CONVERSION |
| MC | MODE C | to | RESULT 0 to 3 |
| MCC | MODE CONTROL C | CR3 |  |
| MF | MODE F | TXB | : Tx BUFFER |
| MM | MEMORY MAPPING | RXB | Rx BUFFER |
| тM0 | TIMER REGO | SMH | : SERIAL MODE High |
| TM1 | TIMER REG1 | SML | : SERIAL MODE Low |
| TMM | timer mode | MKH | : MASK High |
| ETMO | TIMER/EVENT | MKL | : MASK Low |
|  | counter rego | ZCM | Zero cross mode |
| ETM1 | TIMER/EVENT |  |  |
|  | COUNTER REG1 |  |  |
| ECNT | TIMER/EVENT |  |  |
|  | COUNTER UPCOUNTER |  |  |
| ECPT | : TIMER/EVENT |  |  |
|  | counter capture |  |  |

## 2. rp to rp3 (register pair)

| SP | STACK POINTER |
| :---: | :---: |
| B | BC |
| D | DE |
| H | HL |
| V | VA |
| EA | EXTENDED |
|  | ACCUMULATOR |

3. rpa to rpa3 (rp addressing)

| $B$ | $:$ | $(B C)$ |
| :--- | :--- | :--- |
| $D$ | $:$ | $(D E)$ |
| $H$ | $:$ | $(H L)$ |
| $D+$ | $:$ | $(D E)+$ |
| $H+$ | $:$ | $(H L)+$ |
| $D-$ | $:$ | $(D E)-$ |
| $H-$ | $:$ | $(H L)-$ |
| $D++$ | $:$ | $(D E)++$ |
| $H++$ | $:$ | $(H L)++$ |
| $D+$ byte | $:$ | $(D E+$ byte $)$ |
| $H+A$ | $:$ | $(H L+A)$ |
| $H+B$ | $:$ | $(H L+B)$ |
| $H+E A$ | $:$ | $(H L+E A)$ |
| $H+$ byte | $:$ | $(H L+$ byte $)$ |

## 4. f (flag)

| CY | $:$ CARRY |
| :--- | :--- |
| HC | $:$ HALF CARRY |
| $Z$ | $:$ |

5. irf (interrupt flag)

| NMI | : NMI INPUT |
| :---: | :---: |
| FTO | : INTFTO |
| FT1 | : INTFT1 |
| F1 | : INTF1 |
| F2 | : INTF2 |
| FEO | : INTFEO |
| FE1 | : INTFE1 |
| FEIN | : INTFEIN |
| FAD | : INTFAD |
| FSR | : INTFSR |
| FST | : INTFST |
| ER | : ERROR |
| OV | : OVERFLOW |
| AN4 to | : ANALOG INPUT 4 to 7 |
| AN7 |  |
| SB | : STANDBY |

### 6.2 SYMBOL DESCRIPTION OF INSTRUCTION CODE

r1 | $\mathrm{T}_{2}$ | $\mathrm{~T}_{1}$ | $\mathrm{~T}_{0}$ | reg |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | EAH |
| 0 | 0 | 1 | EAL |
| 0 | 1 | 0 | B |
| 0 | 1 | 1 | C |
| 1 | 0 | 0 | D |
| 1 | 0 | 1 | E |
| 1 | 1 | 0 | H |
| 1 | 1 | 1 | L |


sr3

| $U_{0}$ | special-reg |
| :---: | :---: |
| 0 | ETM0 |
| 1 | ETM1 |

Sr4

| $V_{0}$ | special-reg |
| :---: | :---: |
| 0 | ECNT |
| 1 | ECPT |


rpa3
rpa3

| $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | addressing |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | (DE) |
| 0 | 0 | 1 | 1 | (HL) |
| 0 | 1 | 0 | 0 | (DE)++ |
| 0 | 1 | 0 | 1 | (HL)++ |
| 1 | 0 | 1 | 1 | (DE + byte) |
| 1 | 1 | 0 | 0 | (HL + A) |
| 1 | 1 | 0 | 1 | (HL + B) |
| 1 | 1 | 1 | 0 | (HL + EA) |
| 1 | 1 | 1 | 1 | (HL + byte) $)$ |

irf

| $I_{4}$ | $I_{3}$ | $I_{2}$ | $I_{1}$ | $l_{0}$ | INTF |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | NMI |
| 0 | 0 | 0 | 0 | 1 | FT0 |
| 0 | 0 | 0 | 1 | 0 | FT1 |
| 0 | 0 | 0 | 1 | 1 | F1 |
| 0 | 0 | 1 | 0 | 0 | F2 |
| 0 | 0 | 1 | 0 | 1 | FE0 |
| 0 | 0 | 1 | 1 | 0 | FE1 |
| 0 | 0 | 1 | 1 | 1 | FEIN |
| 0 | 1 | 0 | 0 | 0 | FAD |
| 0 | 1 | 0 | 0 | 1 | FSR |
| 0 | 1 | 0 | 1 | 0 | FST |
| 0 | 1 | 0 | 1 | 1 | ER |
| 0 | 1 | 1 | 0 | 0 | OV |
| 1 | 0 | 0 | 0 | 0 | AN4 |
| 1 | 0 | 0 | 0 | 1 | AN5 |
| 1 | 0 | 0 | 1 | 0 | AN6 |
| 1 | 0 | 0 | 1 | 1 | AN7 |
| 1 | 0 | 1 | 0 | 0 | SB |




### 6.3 INSTRUCTION EXECUTION TIME

One state indicated in this section consists of three clock cycles. For example, one state takes 200 ns (1/15 $\mathrm{ns} \times 3$ ) at $15-\mathrm{MHz}$ operation, and when executing a 4 -state instruction, the minimum execution time is $0.8 \mu \mathrm{~s}$.

| 「$\pm$¢乙 | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
|  | MOV | r1, A |  |  |  |  | 4 | $\mathrm{r} 1 \leftarrow \mathrm{~A}$ |  |
|  |  | A, r1 |  |  |  |  | 4 | $\mathrm{A} \leftarrow \mathrm{r} 1$ |  |
|  |  | sr, A | $\begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 1 & 0 & 1\end{array}$ | $11 \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ |  |  | 10 | $\mathrm{sr} \leftarrow \mathrm{A}$ |  |
|  |  | A, sr1 | $\begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $11 \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ |  |  | 10 | $\mathrm{A} \leftarrow \mathrm{sr} 1$ |  |
|  |  | r, word | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ | $\begin{array}{lllllll}0 & 1 & 1 & 0 & 1 & R_{2} R_{1} R_{0}\end{array}$ | Low Adrs | High Adrs | 17 | $\mathrm{r} \leftarrow$ (word) |  |
|  |  | word, r | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ | $\begin{array}{llllll}0 & 1 & 1 & 1 & 1 & R_{2} \mathrm{R}_{1} \mathrm{R}_{0}\end{array}$ | Low Adrs | High Adrs | 17 | (word) $\leftarrow \mathrm{r}$ |  |
|  | * | r, byte | $\begin{array}{lllllll}0 & 1 & 1 & 0 & 1 & R_{2} R_{1} R_{0}\end{array}$ | $\longleftarrow$ Data $\longrightarrow$ |  |  | 7 | $\mathrm{r} \leftarrow$ byte |  |
|  |  | sr2, byte | 011100010 | $\mathrm{S}_{3} 000000 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | Data |  | 14 | sr2 $\leftarrow$ byte |  |
|  | MVIW | wa, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $\longleftarrow$ Offset $\longrightarrow$ | Data |  | 13 | (V. wa) $\leftarrow$ byte |  |
|  | MVIX * | rpa1, byte | $\begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 0 & A_{1}\end{array}$ | Data $\longrightarrow$ |  |  | 10 | (rpa1) $\leftarrow$ byte |  |
|  | STAW | wa | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 1\end{array}$ | $\longleftrightarrow$ Offset $\longrightarrow$ |  |  | 10 | (V. wa) $\leftarrow \mathrm{A}$ |  |
|  | LDAW * | wa | 000000000001 | $\longleftarrow$ Offset $\longrightarrow$ |  |  | 10 | $\mathrm{A} \leftarrow(\mathrm{V} . \mathrm{wa})$ |  |
|  | STAX | rpa2 | $\mathrm{A}_{3} 01111 \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Data*1 |  |  | 7/13*3 | $(\mathrm{rpa} 2) \leftarrow \mathrm{A}$ |  |
|  | LDAX * | rpa2 | $\mathrm{A}_{3} 01001 \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Data*1 |  |  | 7/13*3 | $A \leftarrow(\mathrm{rpa} 2)$ |  |
|  | EXX |  | $\begin{array}{llllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 & 1\end{array}$ |  |  |  | 4 | $\left\{\begin{array}{l} \mathrm{B} \leftrightarrow \mathrm{~B}^{\prime}, \mathrm{C} \leftrightarrow \mathrm{C}^{\prime}, \mathrm{D} \leftrightarrow \mathrm{D}^{\prime} \\ \mathrm{E} \leftrightarrow \mathrm{E}^{\prime}, \mathrm{H} \leftrightarrow \mathrm{H}^{\prime}, \mathrm{L} \leftrightarrow \mathrm{~L}^{\prime} \end{array}\right.$ |  |
|  | EXA |  | 00000100000 |  |  |  | 4 | $V, A \leftrightarrow V^{\prime}, A^{\prime}, E A \leftrightarrow E A^{\prime}$ |  |
|  | EXH |  | 010010000 |  |  |  | 4 | $\mathrm{H}, \mathrm{L} \leftrightarrow \mathrm{H}^{\prime}, \mathrm{L}^{\prime}$ |  |
|  | BLOCK |  | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ |  |  |  | $\begin{gathered} 13 \\ (C+1) \end{gathered}$ | $(\mathrm{DE})^{+} \leftarrow(\mathrm{HL})^{+}, \mathrm{C} \leftarrow \mathrm{C}-1$ <br> End if borrow |  |
| $N$$\pm$0¢ | DMOV | rp3, EA | $\begin{array}{lllllll}1 & 0 & 1 & 1 & 0 & 1 & P_{1} P_{0}\end{array}$ |  |  |  | 4 | $\mathrm{rp} 3 \mathrm{~L} \leftarrow \mathrm{EAL}, \mathrm{rp} 3 \mathrm{H} \leftarrow \mathrm{EAH}$ |  |
|  |  | EA, rp3 | $1 \begin{array}{lllllll}1 & 0 & 0 & 0 & P_{1} \mathrm{P}_{0}\end{array}$ |  |  |  | 4 | $\mathrm{EAL} \leftarrow \mathrm{rp} 3 \mathrm{~L}, \mathrm{EAH} \leftarrow \mathrm{rp3} \mathrm{H}$ |  |

Notes 1. Instruction Group
2. 16-bit data transfer instructions

| $\begin{aligned} & \bar{\top} \\ & \stackrel{y}{0} \end{aligned}$ | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
|  | DMOV | sr3, EA | 010001000 | $\begin{array}{lllllllll}1 & 1 & 0 & 1 & 0 & 0 & 1 & U_{0}\end{array}$ |  |  | 14 | $\mathrm{sr} 3 \leftarrow \mathrm{EA}$ |  |
|  |  | EA, sr4 |  | $1100000 V_{0}$ |  |  | 14 | $\mathrm{EA} \leftarrow \mathrm{sr} 4$ |  |
|  | SBCD | word | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ | $0 \begin{array}{llllllll}0 & 0 & 0 & 1 & 1 & 1 & 1 & 0\end{array}$ | Low Adrs | High Adrs | 20 | (word) $\leftarrow C$, (word +1$) \leftarrow \mathrm{B}$ |  |
|  | SDED | word |  | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 1 & 1 & 0\end{array}$ |  |  | 20 | (word) $\leftarrow$ E, (word +1$) \leftarrow \mathrm{D}$ |  |
|  | SHLD | word |  | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 1 & 1 & 0\end{array}$ |  |  | 20 | (word) $\leftarrow \mathrm{L}$, (word +1$) \leftarrow \mathrm{H}$ |  |
|  | SSPD | word |  | $\begin{array}{llllllll}0 & 0 & 0 & 0 & 1 & 1 & 1 & 0\end{array}$ |  |  | 20 | (word) $\leftarrow$ SPL, (word + 1) $\leftarrow$ SPH |  |
|  | STEAX | rpa3 | $\begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ | $1001 \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{Co}_{0}$ | Data*2 |  | $14 / 20^{* 3}$ | $(\mathrm{rpa} 3) \leftarrow \mathrm{EAL},(\mathrm{rpa} 3+1) \leftarrow \mathrm{EAH}$ |  |
|  | LBCD | word | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ | $\begin{array}{llllllll}0 & 0 & 0 & 1 & 1 & 1 & 1 & 1\end{array}$ | Low Adrs | High Adrs | 20 | $\mathrm{C} \leftarrow$ (word), $\mathrm{B} \leftarrow($ word +1$)$ |  |
|  | LDED | word |  | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  |  | 20 | $\mathrm{E} \leftarrow($ word $), \mathrm{D} \leftarrow($ word +1$)$ |  |
|  | LHLD | word |  | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ |  |  | 20 | $\mathrm{L} \leftarrow$ (word), $\mathrm{H} \leftarrow$ (word +1 ) |  |
|  | LSPD | word | $\downarrow$ v | $\begin{array}{llllllll}0 & 0 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $\checkmark$ | $\downarrow$ | 20 | $\mathrm{SPL} \leftarrow$ (word), SP H $\leftarrow($ word +1$)$ |  |
|  | LDEAX | rpa3 | 0100001000 | $10000 \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}$ | Data*2 |  | $14 / 20^{* 3}$ | $\mathrm{EAL} \leftarrow(\mathrm{rpa} 3), \mathrm{EAH} \leftarrow(\mathrm{rpa} 3+1)$ |  |
|  | PUSH | rp1 | $1 \begin{array}{llllll}1 & 0 & 1 & 0 & \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0}\end{array}$ |  |  |  | 13 | $\begin{aligned} & (S P-1) \leftarrow r p 1 н,(S P-2) \leftarrow r p 1\llcorner \\ & S P \leftarrow S P-2 \end{aligned}$ |  |
|  | POP | rp1 | $101000 \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0}$ |  |  |  | 10 | $\begin{aligned} & \text { rp1 } \leftarrow(S P), \text { rp1 } H \leftarrow(S P+1) \\ & S P \leftarrow S P+2 \end{aligned}$ |  |
|  | LXI * | rp2, word | $0 P_{2} P_{1} P_{0} 0100$ | Low Byte $\longrightarrow$ | High Byte |  | 10 | $\mathrm{rp} 2 \leftarrow$ word |  |
|  | TABLE |  | 0100001000 | 101001000 |  |  | 17 | $\begin{aligned} & C \leftarrow(P C+3+A) \\ & B \leftarrow(P C+3+A+1) \end{aligned}$ |  |
| $$ | ADD | A, r | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | $11000 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $A \leftarrow A+r$ |  |
|  |  | r, A |  | 0100 |  |  | 8 | $r \leftarrow r+A$ |  |
|  | ADC | A, r |  | 1101 |  |  | 8 | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{r}+\mathrm{CY}$ |  |
|  |  | r, A | , | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ |  |  | 8 | $\mathrm{r} \leftarrow \mathrm{r}+\mathrm{A}+\mathrm{CY}$ |  |

Notes 1. Instruction Group
2. 8-bit operation instructions (register)

| $\xrightarrow{ \pm}$ | Mnemonic | Operand | Instruction Code |  |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 |  |  | B3 | B4 |  |  |  |
|  | ADDNC | A, r | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1010 | $\mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $A \leftarrow A+r$ | No Carry |
|  |  | r, A |  | 0010 |  |  |  | 8 | $r \leftarrow r+A$ | No Carry |
|  | SUB | A, r |  | 1110 |  |  |  | 8 | $A \leftarrow A-r$ |  |
|  |  | r, A |  | 0110 |  |  |  | 8 | $\mathrm{r} \leftarrow \mathrm{r}-\mathrm{A}$ |  |
|  | SBB | A, r |  | 111 |  |  |  | 8 | $A \leftarrow A-r-C Y$ |  |
|  |  | r, A |  | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ |  |  |  | 8 | $r \leftarrow r-A-C Y$ |  |
|  | SUBNB | A, r |  | 11 1 |  |  |  | 8 | $A \leftarrow A-r$ | No Borrow |
|  |  | r, A |  | 00011 | $\downarrow$ |  |  | 8 | $\mathrm{r} \leftarrow \mathrm{r}-\mathrm{A}$ | No Borrow |
|  | ANA | A, r |  | 1000 | $\mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $A \leftarrow A \wedge r$ |  |
|  |  | r, A |  | 0000 |  |  |  | 8 | $r \leftarrow r \wedge A$ |  |
|  | ORA | A, r |  | $1 \begin{array}{llll}1 & 0 & 0\end{array}$ |  |  |  | 8 | $A \leftarrow A \vee r$ |  |
|  |  | r, A |  | $0 \quad 0 \quad 01$ |  |  |  | 8 | $r \leftarrow r \vee A$ |  |
|  | XRA | A, r |  | 10001 | $\mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $A \leftarrow A \forall r$ |  |
|  |  | r, A |  | $0 \quad 0 \quad 0 \quad 1$ |  |  |  | 8 | $r \leftarrow r \forall A$ |  |
|  | GTA | A, r |  | 1010 | $\mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $A-r-1$ | No Borrow |
|  |  | r, A |  | 0010 |  |  |  | 8 | $r-A-1$ | No Borrow |
|  | LTA | A, r |  | $\begin{array}{llll}1 & 0 & 1\end{array}$ |  |  |  | 8 | A - r | Borrow |
|  |  | r, A |  | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ |  |  |  | 8 | $r-A$ | Borrow |
|  | NEA | A, r |  | 1110 |  |  |  | 8 | A - r | No Zero |
|  |  | r, A |  | 01110 |  |  |  | 8 | $r-A$ | No Zero |

## Note <br> Instruction Group



Note Instruction Group

| \# | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
|  | ADI | A, byte | $\begin{array}{lllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 0\end{array}$ | $\longrightarrow$ Data |  |  | 7 | $A \leftarrow A+$ byte |  |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $010000 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r}+$ byte |  |
|  |  | sr2, byte | 01110 | $\mathrm{S}_{3} 100000 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{So}_{0}$ |  |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2+$ byte |  |
|  | $\mathrm{ACl}^{*}$ | A, byte | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & 1 & 0\end{array}$ | Data $\longrightarrow$ |  |  | 7 | $\mathrm{A} \leftarrow \mathrm{A}+$ byte +CY |  |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r}+$ byte + CY |  |
|  |  | sr2, byte | $0 \times 110$ | $\begin{array}{llllll}S_{3} 1 & 0 & 1 & 0 & S_{2} S_{1} S_{0}\end{array}$ |  |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2+$ byte +CY |  |
|  | ADINC | A, byte | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ | Data $\longrightarrow$ |  |  | 7 | $A \leftarrow A+$ byte | No Carry |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $0010100 R_{2} R_{1} R_{0}$ | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r}+$ byte | No Carry |
|  |  | sr2, byte | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | $\begin{array}{llllll}S_{3} & 0 & 1 & 0 & 0 & S_{2} S_{1} S_{0}\end{array}$ |  |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2+$ byte | No Carry |
|  | SUI | A, byte | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ | Data $\longrightarrow$ |  |  | 7 | $A \leftarrow A$ - byte |  |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r}$ - byte |  |
|  |  | sr2, byte | 01110 | $\begin{array}{llllll}S_{3} 1 & 1 & 0 & S_{2} S_{1} S_{0}\end{array}$ |  |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2-$ byte |  |
|  | SBI | A, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 1 & 0\end{array}$ | Data $\longrightarrow$ |  |  | 7 | $\mathrm{A} \leftarrow \mathrm{A}$ - byte - CY |  |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r}$ - byte - CY |  |
|  |  | sr2, byte | 01110 | $\begin{array}{clllll}S_{3} & 1 & 1 & 0 & S_{2} S_{1} S_{0}\end{array}$ |  |  | 20 | sr2 $\leftarrow \mathrm{sr2}$ - byte - CY |  |
|  | SUINB | A, byte | 00011101010 | Data $\longrightarrow$ |  |  | 7 | A $\leftarrow$ A - byte | No Borrow |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $0 \begin{array}{lllllll} & 0 & 1 & 1 & R_{2} R_{1} R_{0}\end{array}$ | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r}$ - byte | No Borrow |
|  |  | sr2, byte | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | $\mathrm{S}_{3} 011100 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{So}_{0}$ | $\checkmark$ |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2$ - byte | No Borrow |
|  | ANI | A, byte | $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | $\mathrm{A} \leftarrow \mathrm{A} \wedge$ byte |  |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $0000018 R_{2} R_{1} R_{0}$ | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r} \wedge$ byte |  |

Note Instruction Group

| \# | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
| mmediate data operation instructions | ANI | sr2, byte | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 0\end{array}$ | $\mathrm{S}_{3} 0000010 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | Data |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2 \wedge$ byte |  |
|  | ORI | A, byte | $\begin{array}{llllllll}0 & 0 & 0 & 1 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | $A \leftarrow A \vee$ byte |  |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r} \vee$ byte |  |
|  |  | sr2, byte | 01110 | $\mathrm{S}_{3} 0<0 \begin{array}{lllll} & 1 & \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}\end{array}$ |  |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2 \vee$ byte |  |
|  | XRI | A, byte | $0 \begin{array}{llllllll} & 0 & 0 & 1 & 0 & 1 & 1 & 0\end{array}$ | $\longleftarrow$ Data $\longrightarrow$ |  |  | 7 | $A \leftarrow A \forall$ byte |  |
|  |  | r, byte | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $00010 R_{2} R_{1} R_{0}$ | Data |  | 11 | $\mathrm{r} \leftarrow \mathrm{r} \forall$ byte |  |
|  |  | sr2, byte | 0110 |  |  |  | 20 | $\mathrm{sr} 2 \leftarrow \mathrm{sr} 2 \forall$ byte |  |
|  | GTI | A, byte | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | A - byte-1 | No Borrow |
|  |  | r, byte | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $0010018 R_{2} R_{1} \mathrm{R}_{0}$ | Data |  | 11 | r - byte - 1 | No Borrow |
|  |  | sr2, byte | $\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | $\mathrm{S}_{3} 01101 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | $\checkmark$ |  | 14 | sr2 - byte - 1 | No Borrow |
|  | LTI * | A, byte | $\begin{array}{lllllllll}0 & 0 & 1 & 1 & 0 & 1 & 1 & 1\end{array}$ | $\longleftarrow$ Data $\longrightarrow$ |  |  | 7 | A - byte | Borrow |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | r-byte | Borrow |
|  |  | sr2, byte | 01110 | $\mathrm{S}_{3} 0111118 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ |  |  | 14 | sr2 - byte | Borrow |
|  | NEI | A, byte | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | A - byte | No Zero |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | r-byte | No Zero |
|  |  | sr2, byte | 0110 | $\mathrm{S}_{3} 111010 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{So}_{0}$ |  |  | 14 | sr2 - byte | No Zero |
|  | EQI | A, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | A - byte | Zero |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | r - byte | Zero |
|  |  | sr2, byte | 0110 | $\mathrm{S}_{3} 111111 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{So}_{0}$ |  |  | 14 | sr2 - byte | Zero |

Note Instruction Group

| ¢ | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip <br> Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
|  | ONI | A, byte | $\begin{array}{lllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | A $\wedge$ byte | No Zero |
|  |  | r, byte | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $\begin{array}{llllll}0 & 1 & 0 & 0 & 1\end{array} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | $\mathrm{r} \wedge$ byte | No Zero |
|  |  | sr2, byte | 01110 | $\mathrm{S}_{3} 100010 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ |  |  | 14 | sr2 ^ byte | No Zero |
|  | OFFI | A, byte | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & 1 & 1\end{array}$ | Data $\longrightarrow$ |  |  | 7 | A $\wedge$ byte | Zero |
|  |  | r, byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ |  | Data |  | 11 | $r \wedge$ byte | Zero |
|  |  | sr2, byte | $\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | $\mathrm{S}_{3} 10011 \begin{gathered}\text { S }\end{gathered}$ |  |  | 14 | sr2 ^ byte | Zero |
|  | ADDW | wa | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | 110000000 | offset |  | 14 | $A \leftarrow A+(V . w a)$ |  |
|  | ADCW | wa |  | 1101 |  |  | 14 | $\mathrm{A} \leftarrow \mathrm{A}+(\mathrm{V} . \mathrm{wa})+\mathrm{CY}$ |  |
|  | ADDNCW | wa |  | 1010 |  |  | 14 | $A \leftarrow A+(V . w a)$ | No Carry |
|  | SUBW | wa |  | 1110 |  |  | 14 | $A \leftarrow A-(V . w a)$ |  |
|  | SBBW | wa |  | $\begin{array}{llll}1 & 1 & 1\end{array}$ |  |  | 14 | $A \leftarrow A-(V . w a)-C Y$ |  |
|  | SUBNBW | wa |  | $\begin{array}{llll}1 & 0 & 1 & 1\end{array}$ |  |  | 14 | $A \leftarrow A-(V . w a)$ | No Borrow |
|  | ANAW | wa |  | 1000001000 |  |  | 14 | $A \leftarrow A \wedge(V . w a)$ |  |
|  | ORAW | wa |  | 1001 |  |  | 14 | $A \leftarrow A \vee(V . w a)$ |  |
|  | XRAW | wa |  | 1000100000 |  |  | 14 | $A \leftarrow A \forall(V . w a)$ |  |
|  | GTAW | wa |  | 100101000 |  |  | 14 | A-(V. wa) - 1 | No Borrow |
|  | LTAW | wa |  | $1 \begin{array}{llll}1 & 0 & 1\end{array}$ |  |  | 14 | A - (V. wa) | Borrow |
|  | NEAW | wa |  | 1110 |  |  | 14 | A - (V. wa) | No Zero |
|  | EQAW | wa |  | $\begin{array}{llll}1 & 1 & 1\end{array}$ |  |  | 14 | A - (V. wa) | Zero |
|  | ONAW | wa |  | 1100 |  |  | 14 | $A \wedge(V . w a)$ | No Zero |

[^0]

Note Instruction Group

| ¢$\pm$0Z | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
|  | DGT | EA, rp3 | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}$ | $10101018{ }_{1} \mathrm{P}_{0}$ |  |  | 11 | EA - rp3-1 | No Borrow |
|  | DLT | EA, rp3 |  | $1 \begin{array}{llll}1 & 0 & 1\end{array}$ |  |  | 11 | EA - rp3 | Borrow |
|  | DNE | EA, rp3 |  | 1110 |  |  | 11 | EA - rp3 | No Zero |
|  | DEQ | EA, rp3 |  | $\begin{array}{llll}1 & 1 & 1\end{array}$ |  |  | 11 | EA - rp3 | Zero |
|  | DON | EA, rp3 |  | 1100 |  |  | 11 | EA $\wedge$ rp3 | No Zero |
|  | DOFF | EA, rp3 |  | $\begin{array}{llll}1 & 1 & 0 & 1\end{array}$ |  |  | 11 | EA $\wedge$ rp3 | Zero |
| $N$$\pm$$\pm$0$Z$ | MUL | r2 | 0100010000 |  |  |  | 32 | $\mathrm{EA} \leftarrow \mathrm{A} \times \mathrm{r} 2$ |  |
|  | DIV | r2 |  | 00181 |  |  | 59 | $\mathrm{EA} \leftarrow \mathrm{EA} \div \mathrm{r} 2, \mathrm{r} 2 \leftarrow$ Remainder |  |
|  | INR | r2 | $0100000 R_{1} \mathrm{R}_{0}$ |  |  |  | 4 | $\mathrm{r} 2 \leftarrow \mathrm{r} 2+1$ | Carry |
|  | INRW * | wa | $0 \begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | Offset $\longrightarrow$ |  |  | 16 | $(\mathrm{V} . \mathrm{wa}) \leftarrow(\mathrm{V} . \mathrm{wa})+1$ | Carry |
|  | INX | rp | $000 P_{1} P_{0} 00010$ |  |  |  | 7 | $\mathrm{rp} \leftarrow \mathrm{rp}+1$ |  |
|  |  | EA | $1 \begin{array}{llllllll}1 & 0 & 1 & 0 & 1 & 0 & 0 & 0\end{array}$ |  |  |  | 7 | $\mathrm{EA} \leftarrow \mathrm{EA}+1$ |  |
|  | DCR | r2 | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 0 & R_{1} \mathrm{R}_{0}\end{array}$ |  |  |  | 4 | $\mathrm{r} 2 \leftarrow \mathrm{r} 2-1$ | Borrow |
|  | DCRW * | wa | $0 \begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ | Offset $\longrightarrow$ |  |  | 16 | (V. wa) $\leftarrow(\mathrm{V}$. wa) - 1 | Borrow |
|  | DCX | rp | $00 P_{1} P_{0} 00011$ |  |  |  | 7 | $\mathrm{rp} \leftarrow \mathrm{rp}-1$ |  |
|  |  | EA | $\begin{array}{llllllll}1 & 0 & 1 & 0 & 1 & 0 & 0 & 1\end{array}$ |  |  |  | 7 | $\mathrm{EA} \leftarrow \mathrm{EA}-1$ |  |
| $\begin{aligned} & \text { M } \\ & \stackrel{y}{0} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | DAA |  | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  |  | 4 | Decimal Adjust Accumulator |  |
|  | STC |  | 010001000 | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 1\end{array}$ |  |  | 8 | $\mathrm{CY} \leftarrow 1$ |  |
|  | CLC |  |  | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  | 8 | $\mathrm{CY} \leftarrow 0$ |  |
|  | NEGA |  | $\downarrow$, | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ |  |  | 8 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}+1$ |  |

Note 1. Instruction Group
2. Multiply/divide instructions
3. Other operation instructions

| \# | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
|  | RLD |  | $\begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ | $0 \begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 0 & 0 & 0\end{array}$ |  |  | 17 | Rotate Left Digit |  |
|  | RRD |  |  | 1001 |  |  | 17 | Rotate Right Digit |  |
|  | RLL | r2 |  | $01 \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $\mathrm{r} 2 \mathrm{~m}+1 \leftarrow \mathrm{r} 2 \mathrm{~m}, \mathrm{r} 20 \leftarrow \mathrm{CY}, \mathrm{CY} \leftarrow \mathrm{r} 27$ |  |
|  | RLR | r2 |  | $\downarrow \quad 0 \quad 0 \quad R_{1} R_{0}$ |  |  | 8 | $\mathrm{r} 2 \mathrm{~m}-1 \leftarrow \mathrm{r} 2 \mathrm{~m}, \mathrm{r} 27 \leftarrow \mathrm{CY}, \mathrm{CY} \leftarrow \mathrm{r} 2{ }_{0}$ |  |
|  | SLL | r2 |  | $\begin{array}{lllllllllllll}0 & 0 & 1 & 0 & 0 & 1\end{array}$ |  |  | 8 | $\mathrm{r} 2 \mathrm{~m}+1 \leftarrow \mathrm{r} 2 \mathrm{~m}, \mathrm{r} 20 \leftarrow 0, \mathrm{CY} \leftarrow \mathrm{r} 27$ |  |
|  | SLR | r2 |  | $0 \quad 0 \quad \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | $\mathrm{r} 2 \mathrm{~m}-1 \leftarrow \mathrm{r} 2 \mathrm{~m}, \mathrm{r} 27 \leftarrow 0, \mathrm{CY} \leftarrow \mathrm{r} 20$ |  |
|  | SLLC | r2 |  |  |  |  | 8 | $\mathrm{r} 2 \mathrm{~m}+1 \leftarrow \mathrm{r} 2 \mathrm{~m}, \mathrm{r} 20 \leftarrow 0, \mathrm{CY} \leftarrow \mathrm{r} 27$ | Carry |
|  | SLRC | r2 |  | $\downarrow \quad 0 \quad 0 \quad R_{1} \mathrm{R}_{0}$ |  |  | 8 | $\mathrm{r} 2 \mathrm{~m}-1 \leftarrow \mathrm{r} 2 \mathrm{~m}, \mathrm{r} 27 \leftarrow 0, \mathrm{CY} \leftarrow \mathrm{r} 20$ | Carry |
|  | DRLL | EA |  | $1 \begin{array}{llllllll}1 & 1 & 1 & 0 & 1 & 0\end{array}$ |  |  | 8 | $\mathrm{EA}_{n+1} \leftarrow \mathrm{EA}_{n}, \mathrm{EA}_{0} \leftarrow \mathrm{CY}, \mathrm{CY} \leftarrow \mathrm{EA}_{15}$ |  |
|  | DRLR | EA |  | $\downarrow \quad 0000$ |  |  | 8 | $\mathrm{EA}_{n-1} \leftarrow \mathrm{EA}_{n}, \mathrm{EA}_{15} \leftarrow \mathrm{CY}, \mathrm{CY} \leftarrow \mathrm{EA}_{0}$ |  |
|  | DSLL | EA |  | 10010010 |  |  | 8 | $\mathrm{EA}_{n+1} \leftarrow \mathrm{EA}_{n}, \mathrm{EA}_{0} \leftarrow 0, \mathrm{CY} \leftarrow \mathrm{EA}_{15}$ |  |
|  | DSLR | EA |  | , 0000 |  |  | 8 | $\mathrm{EA}_{n-1} \leftarrow \mathrm{EA}_{n}, \mathrm{EA}_{15} \leftarrow 0, \mathrm{CY} \leftarrow \mathrm{EA} 0$ |  |
|  | JMP | word | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ | Low Adrs $\longrightarrow$ | High Adrs |  | 10 | $\mathrm{PC} \leftarrow$ word |  |
|  | JB |  | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  |  | 4 | $\mathrm{PC} \mathrm{H} \leftarrow \mathrm{B}, \mathrm{PCL} \leftarrow \mathrm{C}$ |  |
|  | JR | word | 1 1 |  |  |  | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+1+$ jdisp 1 |  |
|  | JRE * | word | $\begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 1\end{array}$ | -jdisp $\longrightarrow$ |  |  | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{jdisp}$ |  |
|  | JEA |  | $0 \begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ | $0 \begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 0 & 0\end{array}$ |  |  | 8 | $\mathrm{PC} \leftarrow \mathrm{EA}$ |  |
|  | CALL * | word | 010000000 | $\longleftarrow$ Low Adrs $\longrightarrow$ | High Adrs |  | 16 | $\begin{aligned} & (S P-1) \leftarrow(P C+3)_{\mathrm{H}},(S P-2) \leftarrow(P C+3)\llcorner \\ & \mathrm{PC} \leftarrow \text { word, } S P \leftarrow S P-2 \end{aligned}$ |  |
|  | CALB |  | 010001000 | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1\end{array}$ |  |  | 17 | $\begin{aligned} & (S P-1) \leftarrow(P C+2)_{н},(S P-2) \leftarrow(P C+2)\llcorner \\ & P C H \leftarrow B, P C L \leftarrow C, S P \leftarrow S P-2 \end{aligned}$ |  |
|  | CALF * | word | $\begin{array}{llllll}0 & 1 & 1 & 1\end{array}$ | $-\mathrm{fa} \longrightarrow$ |  |  | 13 | $\begin{aligned} & (S P-1) \leftarrow(P C+2)_{\mathrm{H}},(S P-2) \leftarrow(P C+2)\llcorner \\ & P_{15-11} \leftarrow 00001, \mathrm{PC}_{10-0} \leftarrow \mathrm{fa}, \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |

## Note Instruction Group

| $\begin{aligned} & \bar{~} \\ & \stackrel{0}{0} \\ & z \end{aligned}$ | Mnemonic | Operand | Instruction Code |  |  |  | State | Operation | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |  |  |  |
| $$ | CALT | word | $100 \longleftarrow$ ta $\longrightarrow$ |  |  |  | 16 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+1)_{\mathrm{H}},(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+1) \mathrm{L} \\ & \mathrm{PCL} \leftarrow(128+2 \mathrm{ta}), \mathrm{PC} \mathrm{C}_{\mathrm{H}} \leftarrow(129+2 \mathrm{ta}), \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |
|  | SOFTI |  | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 0 & 1 & 0\end{array}$ |  |  |  | 16 | $\begin{aligned} & (S P-1) \leftarrow P S W,(S P-2) \leftarrow(P C+1)_{\mathrm{H}},(S P-3) \\ & \leftarrow(P C+1)\llcorner, P C \leftarrow 0060 H, S P \leftarrow S P-3 \end{aligned}$ |  |
|  | RET |  | $1 \begin{array}{llllllll}1 & 0 & 1 & 1 & 1 & 0 & 0 & 0\end{array}$ |  |  |  | 10 | $\begin{aligned} & \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PC}_{H} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ |  |
|  | RETS |  | $\downarrow \quad \begin{array}{llll}1001\end{array}$ |  |  |  | 10 | $\begin{aligned} & \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PC} \mathrm{C}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2 \\ & \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{n} \end{aligned}$ | Unconditional skip |
|  | RETI |  | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 0\end{array}$ |  |  |  | 13 | $\begin{aligned} & \mathrm{PC} C \leftarrow(\mathrm{SP}), \mathrm{PC} \mathrm{C}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+3 \end{aligned}$ |  |
|  | BIT * | bit, wa |  | $\longleftarrow$ Offset $\longrightarrow$ |  |  | 10 | Skip if (V. wa) bit = 1 | $\begin{gathered} \text { (V. wa) bit } \\ =1 \end{gathered}$ |
|  | SK | f | 01010001000 | $000001 F_{2} F_{1} F_{0}$ |  |  | 8 | Skip if $\mathrm{f}=1$ | $\mathrm{f}=1$ |
|  | SKN | f |  | $\begin{array}{llll}0 & 0 & 0 & 1\end{array}$ |  |  | 8 | Skip if $\mathrm{f}=0$ | $\mathrm{f}=0$ |
|  | SKIT | irf |  |  |  |  | 8 | Skip if irf = 1, then reset irf | irf = 1 |
|  | SKNIT | irf |  |  |  |  | 8 | Skip if irf $=0$ <br> Reset irf, if irf = 1 | irf $=0$ |
| CPU control instructions | NOP |  | 0000000000 |  |  |  | 4 | No Operation |  |
|  | El |  | $1 \begin{array}{llllllll}1 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  |  | 4 | Enable Interrupt |  |
|  | DI |  | $\begin{array}{llllllll}1 & 0 & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ |  |  |  | 4 | Disable Interrupt |  |
|  | HLT |  | 0100001000 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1\end{array}$ |  |  | 12 | Set Halt Mode |  |
|  | STOP |  | $0 \begin{array}{llllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ | $\begin{array}{llllllll}1 & 0 & 1 & 1 & 1 & 0 & 1 & 1\end{array}$ |  |  | 12 | Set Stop Mode |  |

* 1. Data is $B 2$ if rpa2 $=D+$ byte, $H+$ byte.

2. Data is B 3 if rpa3 $=\mathrm{D}+$ byte, $\mathrm{H}+$ byte.
3. In the State item, a figure is in the right side of slash if rpa2 and rpa3 are $D+b y t e, H+A, H+B, H+E A, H+b y t e$.

Remarks The idle state when each instruction is skipped is different from the execution state as shown below.

| 1-byte instruction | $:$ | 4 states | 3-byte instruction (with ${ }^{*}$ ) | $: 10$ states |
| :--- | :--- | :--- | :--- | :--- |
| 2-byte instruction (with | ) | $: 7$ states | 3-byte instruction | $: 11$ states |
| 2-byte instruction | $: 8$ states | 4-byte instruction | $: 14$ states |  |

Notes

1. Instruction Group
2. Call instructions

## 7. LIST OF MODE REGISTERS

| Name of Mode Registers |  | Read/ <br> Write |  |
| :--- | :--- | :---: | :--- |
| MA | MODE A register | W | Specifies bit-wise the input/output of the port A. |
| MB | MODE B register | W | Specifies bit-wise the input/output of the port B. |
| MCC | MODE CONTROL <br> C register | W | Specifies bit-wise the port/control mode of the port C. |
| MC | MODE C register | W | Specifies bit-wise the input/output of the port C which is in port mode. |
| MM | MEMORY MAPPING <br> register | W | Specifies the port/expansion mode of port D and port F. |
| MF | MODE F register | W | Specifies bit-wise the input/output of the port F which is in port mode. |
| TMM | Timer mode register | R/W | Specifies operating mode of timer. |
| ETMM | Timer/event counter <br> mode register | W | Specifies the operating mode of timer/event counter. |
| EOM | Timer/event counter <br> output mode register | R/W | Control the output level of COO and CO1. |
| SML | Serial mode register | W | S/W |
| SMH | Specifies the operating mode of serial interface. |  |  |
| MKL | Interrupt mask register | R/W | Specifies the enable/disable of the interrupt request. |
| MKH | R/W | Specifies the operating mode of A/D converter. |  |
| ANM | A/D channel mode <br> register | Zero-cross mode <br> register | W |
| ZCM | Specifies the operation of zero-cross detector circuit. |  |  |

## 8. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (TA $=25^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | TEST CONDITIONS | RATINGS | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VdD |  | -0.5 to +7.0 | V |
|  | AVdo |  | $A V_{s s}$ to $\mathrm{V}_{\text {dD }}+0.5$ | V |
|  | AVss |  | -0.5 to +0.5 | V |
| Input voltage | V |  | -0.5 to $V_{\text {dD }}+0.5$ | V |
| Output voltage | Vo |  | -0.5 to VDD +0.5 | V |
| Output current, Iow | IoL | Per pin | 4.0 | mA |
|  |  | Total of all output pins | 100 | mA |
| Output current, high | Іон | Per pin | -2.0 | mA |
|  |  | Total of all output pins | -50 | mA |
| A/D converter reference input voltage | Varef |  | -0.5 to $A V D D+0.3$ | V |
| Operating ambient temperature | TA |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product with these rated values never exceeded.


```
VdD - 0.8 V \leq AVdd \leq VdD, 3.4 V \leq V Aref \leq AVdd)
```

| RESONATOR | RECOMMENDED CIRCUIT | PARAMETER | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic or crystal resonator |  | Oscillation frequency (fxx) | A/D converter not used | 4 | 15 | MHz |
|  |  |  | A/D converter used | 5.8 | 15 | MHz |
| External clock | X1 | X1 input frequency (fx) | A/D converter not used | 4 | 15 | MHz |
|  |  |  | A/D converter used | 5.8 | 15 | MHz |
|  |  | X1 rise time, fall time ( $\mathrm{t}, \mathrm{t}, \mathrm{f})$ |  | 0 | 20 | ns |
|  |  | X1 input high, low level width (tøн, tøL) |  | 20 | 250 | ns |

Cautions 1. Place the oscillator as close as possible to $\mathrm{X} 1, \mathrm{X} 2$ pins.
2. Ensure that no other signal lines are routed through the area enclosed with dotted lines.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{Vss}=0 \mathrm{~V}$ )

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{Cl}_{\mathrm{I}}$ | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins <br> returned to 0 V |  |  | 10 | pF |
| Output capacitance | Co |  |  |  | 20 | pF |
| Input-output capacitance | $\mathrm{C} \circ$ |  |  | 20 | pF |  |

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=\mathrm{AVDD}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}$ )

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, low | VIL1 | All except $\overline{\mathrm{RESET}}, \overline{\mathrm{STOP}}, \overline{\mathrm{NMI}}$, SCK, INT1, TI, AN7 to AN4 |  | 0 |  | 0.8 | V |
|  | VIL2 | $\overline{\text { RESET }}, \overline{\text { STOP }}, \overline{N M I}, \overline{\text { SCK, INT1, }}$ TI, AN7 to AN4 |  | 0 |  | 0.2VDD | V |
| Input voltage, high | $\mathrm{V}_{\mathbf{H + 1}}$ | All except $\overline{\mathrm{RESET}}, \overline{\mathrm{STOP}}, \overline{\mathrm{NMI}}$, SCK, INT1, TI, AN7 to AN4, X1, X2 |  | 2.2 |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | $\overline{R E S E T}, \overline{\text { STOP, }} \overline{\text { NMI, }} \overline{\text { SCK, }}$, INT1, <br> TI, AN7 to AN4, X1, X2 |  | 0.8 VDD |  | VDD | V |
| Output voltage, low | VoL | $\mathrm{loL}=2.0 \mathrm{~mA}$ |  |  |  | 0.45 | V |
| Output voltage, high | Vон | Іон $=-1.0 \mathrm{~mA}$ |  | $\begin{gathered} V_{D D} \\ -1.0 \end{gathered}$ |  |  | V |
|  |  | Іон $=-100 \mu \mathrm{~A}$ |  | $\begin{gathered} V_{D D} \\ -0.5 \end{gathered}$ |  |  | V |
| Input current | 1 | INT1 ${ }^{\text {Note1 }}, \mathrm{TI}(\mathrm{PC} 3)^{\text {Note2 }} ; 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 200$ | $\mu \mathrm{A}$ |
| Input leakage current | 1.1 | All except INT1, TI (PC3); $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {DD }}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Output leakage current | ILo | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| AVdo power supply current | Alod1 | Operating mode $\mathrm{fxx}=15 \mathrm{MHz}$ |  |  | 0.5 | 1.3 | mA |
|  | Aldo2 | STOP mode |  |  | 10 | 20 | $\mu \mathrm{A}$ |
| Vod power supply current | IdD1 | Operating mode $\mathrm{fxx}^{\text {c }}=15 \mathrm{MHz}$ |  |  | 16 | 30 | mA |
|  | IdD2 | HALT mode $\mathrm{fxx}=15 \mathrm{MHz}$ |  |  | 7 | 13 | mA |
| Data retention voltage | Vdodr | Hardware/software STOP mode |  | 2.5 |  |  | V |
| Data retention current | Iddor | Hardware/software ${ }^{\text {Note3 }}$ <br> STOP mode | $V_{\text {dDD }}=2.5 \mathrm{~V}$ |  | 1 | 15 | $\mu \mathrm{A}$ |
|  |  |  | V ${ }_{\text {dDD }}=5 \mathrm{~V} \pm 10 \%$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| Pull-up resistor | RL | Ports A, B, and C | $\begin{aligned} & 3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \end{aligned}$ | 17 | 27 | 75 | k $\Omega$ |

Notes 1. If self-bias should be generated by ZCM register.
2. If the control mode is set by MCC register, and self-bias should be generated by ZCM register.
3. If self-bias is not generated.

AC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=\mathrm{AVDD}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=\mathrm{AV}$ ss $=0 \mathrm{~V}$ )
Read/write Operation:

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X1 input cycle time | tcyc |  | 66 | 250 | ns |
| Address setup time (to ALE $\downarrow$ ) | tAL | $\mathrm{fxx}_{\mathrm{x}}=15 \mathrm{MHz}, \mathrm{CL}=100 \mathrm{pF}$ | 30 |  | ns |
| Address hold time (from ALE $\downarrow$ ) | tıA |  | 35 |  | ns |
| $\overline{\mathrm{RD}} \downarrow$ delay time from address | tar |  | 100 |  | ns |
| Address float time from $\overline{\mathrm{RD}} \downarrow$ | tafr | $\mathrm{CLL}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 20 | ns |
| Data input time from address | $t_{\text {AD }}$ | $\mathrm{fxx}=15 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 250 | ns |
| Data input time from ALE $\downarrow$ | tLDR |  |  | 135 | ns |
| Data input time from $\overline{\mathrm{RD}} \downarrow$ | trd |  |  | 120 | ns |
| $\overline{\mathrm{RD}} \downarrow$ delay time from ALE $\downarrow$ | tLR |  | 15 |  | ns |
| Data hold time (from $\overline{\mathrm{RD}} \uparrow$ ) | trdH | $\mathrm{CL}=100 \mathrm{pF}$ | 0 |  | ns |
| ALE $\uparrow$ delay time from $\overline{\mathrm{RD}} \uparrow$ | tri |  | 80 |  | ns |
| $\overline{\mathrm{RD}}$ low-level width | trR | In Data Read $\mathrm{fxx}=15 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 215 |  | ns |
|  |  | In OP Code Fetch $\mathrm{f}_{\mathrm{xx}}=15 \mathrm{MHz}, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$ | 415 |  | ns |
| ALE high-level width | tıL | $\mathrm{fxxx}^{\prime}=15 \mathrm{MHz}, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$ | 90 |  | ns |
| $\overline{\mathrm{M} 1}$ setup time (to ALE $\downarrow$ ) | tmL | $\mathrm{f}_{\mathrm{xx}}=15 \mathrm{MHz}$ | 30 |  | ns |
| $\overline{\mathrm{M} 1}$ hold time (from ALE $\downarrow$ ) | tım |  | 35 |  | ns |
| $\overline{\mathrm{IO}} / \mathrm{M}$ setup time (to ALE $\downarrow$ ) | tıl |  | 30 |  | ns |
| $\overline{\mathrm{IO}} / \mathrm{M}$ hold time (from ALE $\downarrow$ ) | t $\llcorner$ |  | 35 |  | ns |
| $\overline{\mathrm{WR}} \downarrow$ delay time from address | taw | $\mathrm{fxx}^{\prime}=15 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 100 |  | ns |
| Data output time from ALE $\downarrow$ | tLDw |  |  | 180 | ns |
| Data output time from $\overline{\mathrm{WR}} \downarrow$ | tw | $\mathrm{CL}=100 \mathrm{pF}$ |  | 100 | ns |
| $\overline{\mathrm{WR}} \downarrow$ delay time from ALE $\downarrow$ | tıw | $\mathrm{fxx}^{\text {l }}=15 \mathrm{MHz}, \mathrm{CL}=100 \mathrm{pF}$ | 15 |  | ns |
| Data setup time (to $\overline{\mathrm{WR}} \uparrow$ ) | tow |  | 165 |  | ns |
| Data hold time (from $\overline{\mathrm{WR}} \uparrow$ ) | twD |  | 60 |  | ns |
| ALE $\uparrow$ delay time from $\overline{W R} \uparrow$ | twL |  | 80 |  | ns |
| $\overline{\text { WR }}$ low-level width | tww |  | 215 |  | ns |

## Serial Operation :

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCK cycle time | tcyk | $\overline{\text { SCK }}$ input | Note1 | 800 |  | ns |
|  |  |  | Note2 | 400 |  | ns |
|  |  | $\overline{\text { SCK }}$ output |  | 1.6 |  | $\mu \mathrm{s}$ |
| $\overline{\text { SCK }}$ Iow-level width | tkKL | $\overline{\text { SCK }}$ input | Note1 | 335 |  | ns |
|  |  |  | Note2 | 160 |  | ns |
|  |  | $\overline{\text { SCK }}$ output |  | 700 |  | ns |
| $\overline{\text { SCK }}$ high-level width | tккн | $\overline{\text { SCK }}$ input | Note1 | 335 |  | ns |
|  |  |  | Note2 | 160 |  | ns |
|  |  | $\overline{\text { SCK }}$ output |  | 700 |  | ns |
| $\mathrm{R} \times \mathrm{D}$ setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | trxk | Note1 |  | 80 |  | ns |
| RxD hold time (from $\overline{\text { SCK }} \uparrow$ ) | tkrX | Note1 |  | 80 |  | ns |
| TxD delay time from $\overline{\text { SCK }} \downarrow$ | tктX | Note1 |  |  | 210 | ns |

Notes 1. If clock rate is $\times 1$ in asynchronous mode, synchronous mode, or I/O interface mode.
2. If clock rate is $\times 16$ or $\times 64$ in asynchronous mode.

Remark The numeric values in the table are those when $\mathrm{f}_{\mathrm{xx}}=15 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.

## Zero-Cross Characteristics :

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Zero-cross detection input | Vzx | AC combination <br> 60-Hz sine wave | 1 | 1.8 | VACp-p |
| Zero-cross accuracy | Azx |  |  | $\pm 135$ | mV |
| Zero-cross detection input <br> frequency | fzx |  | 0.05 | 1 | kHz |

## Other Operation :

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TI high, low-level width | ttin, t TIL |  | 6 |  | tcyc |
| Cl high, low-level width |  | Event count mode | 6 |  | tcyc |
|  | tcl2H, t C12L | Pulse width test mode | 48 |  | tcyc |
| $\overline{\mathrm{NMI}}$ high, low-level width | $\mathrm{t}_{\text {NIH, }} \mathrm{t}^{\text {NIL }}$ |  | 10 |  | $\mu \mathrm{s}$ |
| INT1 high, low-level width | $\mathrm{t}_{11 \mathrm{H}} \mathrm{t}_{11 \mathrm{~L}}$ |  | 36 |  | tcyc |
| INT2 high, low-level width | $\mathrm{t}_{12 \mathrm{H}}, \mathrm{t}_{12 \mathrm{~L}}$ |  | 36 |  | tcyc |
| AN7 to AN4, low-level width | tanh, tanl |  | 36 |  | tcyc |
| $\overline{\text { RESET }}$ high, low-level width | trsh, trsL |  | 10 |  | $\mu \mathrm{s}$ |

## A/D CONVERTER CHARACTERISTICS ( $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vdd}=+5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=A V \mathrm{ss}=0 \mathrm{~V}$, $\left.V_{D D}-0.5 \mathrm{~V} \leq A V_{D D} \leq V_{D D}, 3.4 \mathrm{~V} \leq V_{\text {AREF }} \leq A V_{d D}\right)$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 8 |  |  | Bits |
| Absolute accuracy ${ }^{\text {Note }}$ |  | $3.4 \mathrm{~V} \leq \mathrm{V}_{\text {AREF }} \leq \mathrm{AVDD}, 66 \mathrm{~ns} \leq \mathrm{tcyc} \leq 170 \mathrm{~ns}$ |  |  | $\pm 0.8$ \% | FSR |
|  |  | $4.0 \mathrm{~V} \leq \mathrm{V}_{\text {AREF }} \leq \mathrm{AVDD}^{\text {d }} 66 \mathrm{~ns} \leq \mathrm{tcyc} \leq 170 \mathrm{~ns}$ |  |  | $\pm 0.6$ \% | FSR |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-10 \text { to }+70^{\circ} \mathrm{C}, \\ & 4.0 \mathrm{~V} \leq \mathrm{V}_{\text {AREF }} \leq \mathrm{AV} \text { DD, } 66 \mathrm{~ns} \leq \mathrm{tcYC} \leq 170 \mathrm{~ns} \end{aligned}$ |  |  | $\pm 0.4$ \% | FSR |
| Conversion time | tconv | $66 \mathrm{~ns} \leq \mathrm{tcyc} \leq 110 \mathrm{~ns}$ | 576 |  |  | tcre |
|  |  | $110 \mathrm{~ns} \leq \mathrm{tcyc} \leq 170 \mathrm{~ns}$ | 432 |  |  | tcre |
| Sampling time | tsamp | $66 \mathrm{~ns} \leq \mathrm{tcyc} \leq 110 \mathrm{~ns}$ | 96 |  |  | tcyc |
|  |  | $110 \mathrm{~ns} \leq \mathrm{tcyc} \leq 170 \mathrm{~ns}$ | 72 |  |  | tcre |
| Analog input voltage | VIAN | AN7 to AN0 (including unused pins) | -0.3 |  | $V_{\text {aref }}+0.3$ | V |
| Analog input impedance | Ran |  |  | 50 |  | $\mathrm{M} \Omega$ |
| Reference voltage | $V_{\text {aref }}$ |  | 3.4 |  | AVdd | V |
| Varef current | Itaref 1 | Operating mode |  | 1.5 | 3.0 | mA |
|  | Itaref2 | STOP mode |  | 0.7 | 1.5 | mA |
| AVdd power supply current | Aldd1 | Operating mode $\mathrm{f}_{\mathrm{xx}}=15 \mathrm{MHz}$ |  | 0.5 | 1.3 | mA |
|  | Aldd2 | STOP mode |  | 10 | 20 | $\mu \mathrm{A}$ |

Note Quantization error ( $\pm 1 / 2$ LSB) is not included.

## AC Timing Test Point


tcyc-Dependent AC Characteristics Expression

| PARAMETER | EXPRESSION | MIN./MAX. | UNIT |
| :---: | :---: | :---: | :---: |
| tAL | 2T-100 | MIN. | ns |
| tıA | T-30 | MIN. | ns |
| $t_{\text {AR }}$ | $3 \mathrm{~T}-100$ | MIN. | ns |
| $t_{\text {Ad }}$ | 7T-220 | MAX. | ns |
| tıDR | 5T-200 | MAX. | ns |
| trd | 4T-150 | MAX. | ns |
| tLR | T-50 | MIN. | ns |
| tri | 2T-50 | MIN. | ns |
| trR | 4T-50 (In data read) | MIN. | ns |
|  | 7T-50 (In OP code fetch) |  |  |
| tLL | 2T-40 | MIN. | ns |
| tmL | 2T-100 | MIN. | ns |
| tım | T-30 | MIN. | ns |
| tıL | 2T-100 | MIN. | ns |
| tıl | T-30 | MIN. | ns |
| taw | 3T-100 | MIN. | ns |
| tLDW | $T+110$ | MAX. | ns |
| tıw | T-50 | MIN. | ns |
| tow | 4T-100 | MIN. | ns |
| twDH | 2T-70 | MIN. | ns |
| twL | $2 T-50$ | MIN. | ns |
| tww | 4T-50 | MIN. | ns |
| tcyk | $6 \mathrm{~T}\left(\overline{\text { SCK }}\right.$ input) ${ }^{\text {Note1 } 1 / 12 T ~(~} \overline{\text { SCK }}$ input) ${ }^{\text {Note2 }}$ | MIN. | ns |
|  | 24T ( $\overline{\text { SCK }}$ output) |  |  |
| tkKL | $2.5 \mathrm{~T}+5\left(\overline{\text { SCK }}\right.$ input) ${ }^{\text {Note } 1 / 5 \mathrm{~T}}+5(\overline{\text { SCK }} \text { input) })^{\text {Note2 }}$ | MIN. | ns |
|  | 12T-100 ( $\overline{\text { SCK }}$ output) |  |  |
| tкк⿺𠃊 | $2.5 \mathrm{~T}+5\left(\overline{\text { SCK }}\right.$ input) ${ }^{\text {Note } 1 / 5 \mathrm{~T}}+5(\overline{\text { SCK }} \text { input) })^{\text {Note2 }}$ | MIN. | ns |
|  | 12T-100 ( $\overline{\text { SCK }}$ output) |  |  |

Notes 1. If clock rate is $\times 16, \times 64$ in asynchronous mode.
2. If clock rate is $\times 1$, in asynchronous mode, synchronous mode, or I/O interface mode.

Remarks 1. $T=t c y c=1 / f x x$
2. Other items which are not listed in this table are not dependent on oscillator frequency ( $f x x$ ).

## TIMING WAVEFORM

## Read Operation



Notes 1. When MODE1 pin is pulled up, $\overline{\mathrm{M} 1}$ signal is output to MODE1 pin in the 1st OP code fetch cycle.
2. When MODEO pin is pulled up, $\overline{\mathrm{IO}} / \mathrm{M}$ signal is output to MODEO pin in sr to sr2 register read cycle.

## Write Operation



Note When MODEO pin is pulled up, $\overline{\mathrm{IO}} / \mathrm{M}$ signal is output to MODEO pin in sr to sr2 register write cycle.

## Serial Operation



Timer Input Timing

TI


Timer/event Counter Input Timing


Pulse Width Test Mode

Cl


Interrupt Input Timing


Reset Input Timing


External Clock Timing

X1


DATA MEMORY STOP MODE LOW POWER SUPPLY VOLTAGE DATA RETENTION (TA = -40 to +85 ${ }^{\circ} \mathbf{C}$ )

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention power supply voltage | Vddor |  | 2.5 |  | 5.5 | V |
| Data retention power supply current | Iddor | $V_{\text {dDD }}=2.5 \mathrm{~V}$ |  | 1 | 15 | $\mu \mathrm{A}$ |
|  |  | VDDDR $=5 \mathrm{~V} \pm 10 \%$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| Vod rise/fall time | trvo, tfvo |  | 200 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { STOP }}$ setup time (to VDD) | tsstvo |  | $12 \mathrm{~T}+0.5$ |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { STOP }}$ hold time (from $\mathrm{VDD}_{\mathrm{DD}}$ ) | thvost |  | $12 \mathrm{~T}+0.5$ |  |  | $\mu \mathrm{s}$ |

## Data Retention Timing



## 9. CHARACTERISTIC CURVES



IDD1, IDD2 vs fxx




Power Supply Voltage - Output Voltage High VDD - Voн [V]


## 10. PACKAGE DRAWINGS

## 64 PIN PLASTIC SHRINK DIP (750 mil)



NOTE

1) Each lead centerline is located within 0.17 mm ( 0.007 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 58.68 MAX. | 2.311 MAX. |
| B | 1.78 MAX. | 0.070 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 0.9 MIN. | 0.035 MIN. |
| G | $3.2 \pm 0.3$ | $0.126 \pm 0.012$ |
| H | 0.51 MIN. | 0.020 MIN. |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 19.05 (T.P.) | 0.750 (T.P.) |
| L | 17.0 | 0.669 |
| M | $0.25_{-0.0}^{+0.10}$ | $0.010_{-0.003}^{+0.004}$ |
| N | 0.17 | 0.007 |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | P64C-70-750A.C-1 |

## 64 PIN PLASTIC OFP (14×20)



## note

Each lead centerline is located within 0.20 mm ( 0.008 inch) of its true position (T.P.) at maximum material condition.

| P64GF-100-3B8,3BE,3BR-1 |  |  |
| :---: | :--- | :--- |
| ITEM | MILLIMETERS | INCHES |
| A | $23.6 \pm 0.4$ | $0.929 \pm 0.016$ |
| B | $20.0 \pm 0.2$ | $0.795_{-0.009}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.6 \pm 0.4$ | $0.693 \pm 0.016$ |
| F | 1.0 | 0.039 |
| G | 1.0 | 0.039 |
| H | $0.40 \pm 0.10$ | $0.016_{-0.005}^{+0.004}$ |
| I | 0.20 | 0.008 |
| J | 1.0 (T.P.) | 0.039 (T.P.) |
| K | $1.8 \pm 0.2$ | $0.071_{-0.009}^{+0.008}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.15_{-0.05}^{+0.10}$ | $0.006_{-0.0003}^{+0.000}$ |
| N | 0.12 | 0.005 |
| P | 2.7 | 0.106 |
| Q | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| S | 3.0 MAX. | 0.119 MAX. |

## 64 PIN PLASTIC QUIP (UNIT: mm)



## NOTE

Each lead centerline is located within 0.25 mm ( 0.010 inch) of its true position (T.P.) at maximum material condition.

|  | P64GQ-100-36 |  |
| :---: | :--- | :--- |
| ITEM | MILLIMETERS | INCHES |
| C | $41.5_{-0.2}^{+0.3}$ | $1.634_{-0.008}^{+0.012}$ |
| H | $0.50^{ \pm 0.10}$ | 0.650 |
| I | 0.25 | $0.020_{-0.005}^{+0.004}$ |
| J | 2.54 (T.P.) | 0.010 |
| K | $1.27($ T.P.) | 0.100 (T.P.) |
| M | $1.1_{-0.15}^{+0.25}$ | 0.050 (T.P.) |
| N | $0.25_{-0.05}^{+0.10}$ | $0.043_{-0.006}^{+0.011}$ |
| P | $4.0^{ \pm 0.3}$ | $0.010_{-0.003}^{+0.004}$ |
| S | $3.6^{ \pm 0.1}$ | $0.157_{-0.012}^{+0.013}$ |
| W | $24.13^{ \pm 1.05}$ | $0.142_{-0.005}^{+0.004}$ |
| X | $19.05^{ \pm 1.05}$ | $0.950^{ \pm 0.042}$ |

## 11. RECOMMENDED SOLDERING CONDITIONS

This $\mu$ PD78C17 and 78C18 should be soldered and mounted under the following recommended conditions. For details of the conditions, refer to the document "Surface Device Mounting Technology Manual" (IEI1207).

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 11-1 Surface Mounting Type Soldering Conditions
$\mu$ PD78C17GF-3BE: $\quad 64-$ pin plastic OFP ( $14 \times 20 \mathrm{~mm}$ )
$\mu$ PD78C18GF-×××-3BE: 64-pin plastic OFP ( $14 \times 20 \mathrm{~mm}$ )

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
| :---: | :---: | :---: |
| Infrared ray reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, <br> Time: Within 30 s (at $210^{\circ} \mathrm{C}$ or higher), Count: <br> Twice or less <br> <Attention> <br> (1) Perform the second reflow when the device temperature has come down to the room temperature from the heating by the first reflow. <br> (2) Do not wash the soldered portion with flux following the first reflow. | IR35-00-2 |
| VSP | Package peak temperature: $215^{\circ} \mathrm{C}$, <br> Time: Within 40 s (at $200^{\circ} \mathrm{C}$ or higher), Count: <br> Twice or less <br> <Attention> <br> (1) Perform the second reflow when the device temperature has come down to the room temperature from the heating by the first reflow. <br> (2) Do not wash the soldered portion with flux following the first reflow. | VP15-00-2 |
| Wave soldering | Solder bath temperature: $260{ }^{\circ} \mathrm{C}$ or lower, Time: Within 10 s, Count: Once, Preheating temperature: $120^{\circ} \mathrm{C}$ MAX. (package surface temperature) | WS60-00-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ or lower, Time: Within 3 s (per pin row) | - |

## Caution Do not use several soldering methods in combination (except partial heating).

Table 11-2 Through-Hole Type Soldering Condition

| $\mu$ PD78C17CW: | 64-pin plastic shrink DIP (750 mils) |
| :--- | :--- |
| $\mu$ PD78C18CW- $\times \times x:$ | 64-pin plastic shrink DIP (750 mils) |
| $\mu$ PD78C17GQ-36: | 64-pin plastic QUIP |
| $\mu$ PD78C18GQ- $\times \times x-36:$ | 64-pin plastic QUIP |


| Soldering Method | Soldering Conditions |
| :--- | :--- |
| Wave soldering (pin only) | Solder bath temperature: $260^{\circ} \mathrm{C}$ or lower, Time: Within 10 s |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ or lower, Time: Within 3 s (per pin) |

Caution Wave soldering must be applied to pins only, and care must be taken to prevent solder from coming into direct with the package body.
12. DIFFERENCES AMONG $\mu$ PD78C18, $\mu$ PD78C14, AND $\mu$ PD78C12A

| Part Number <br> Item | $\mu$ PD78C18 | $\mu \mathrm{PD} 78 \mathrm{C} 14$ | $\mu$ PD78C12A |
| :---: | :---: | :---: | :---: |
| Internal ROM | $32 \mathrm{~K} \times 8$ | $16 \mathrm{~K} \times 8$ | $8 \mathrm{~K} \times 8$ |
| Internal RAM | $1 \mathrm{~K} \times 8$ | $256 \times 8$ |  |
| Port A to Port C | On-chip pull-up resistor selectable bit-wise by mask option | No on-chip pull-up resistor | On-chip pull-up resistor selectable bit-wise by mask option |
| Package | - 64-pin plastic shrink DIP (750 mil) <br> - 64-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ <br> - 64-pin plastic QUIP | - 64-pin plastic shrink DIP (750 mil) <br> - 64-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ <br> - 64-pin plastic QUIP <br> - 64-pin plastic QUIP (straight) | - 64-pin plastic shrink DIP (750 mil) <br> - 64-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ <br> - 64-pin plastic QUIP <br> - 64-pin plastic QUIP (straight) <br> - 68-pin plastic QFJ |

## APPENDIX DEVELOPMENT TOOLS

The following development tools are available to develop a system which uses the $\mu$ PD78C17 or 78C18.

## Language Processor

| 87AD series relocatable assembler (RA87) | This is a program which converts a program written in mnemonic to an object code for which microcontroller execution is possible. <br> Besides, it contains a function to automatically create a symbol table, and optimize a branch instruction. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Host Machine | OS | Supply Medium | Ordering Code (Product Name) |
|  | PC-9800 <br> series | $\begin{aligned} & \text { MS-DOS }^{\top \mathrm{M}} \\ & \Gamma \text { Ver. } 2.11 \end{aligned}$ | 3.5-inch 2HD | $\mu$ S5A13RA87 |
|  |  | L Ver. 5.00A ${ }^{\text {Note }}$ | 5-inch 2HD | $\mu$ S5A10RA87 |
|  | IBM PC/AT ${ }^{\text {TM }}$ | PC DOS ${ }^{\text {TM }}$ | 3.5-inch 2 HC | $\mu$ S7B13RA87 |
|  |  |  | 5-inch 2HC | $\mu$ S7B10RA87 |

PROM Write Tools

| $\begin{aligned} & \frac{0}{\pi} \\ & \frac{3}{3} \\ & \frac{3}{1} \\ & \frac{1}{1} \end{aligned}$ | PG-1500 | With a provided board and an optional programmer adapter connected, this PROM programmer can manipulate from a stand-alone or host machine to perform programming on single-chip microcontroller which incorporates PROM. <br> It is also capable of programming a typical PROM ranging from 256 K to 4 Mbits . |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PA-78CP14CW/ } \\ & \text { GF/GQ } \end{aligned}$ | PROM programmer adapter for the $\mu$ PD78CP18. Used by connecting to PG-1500. |  |  |  |
|  | PA-78CP14CW | For the $\mu$ PD78CP18CW |  |  |  |
|  | PA-78CP14GF | For the $\mu$ PD78CP18GF-3BE |  |  |  |
|  | PA-78CP14GQ | For the $\mu$ PD78CP18GQ-36 |  |  |  |
|  | PG-1500 <br> controller | Connected PG-1500 to a host machine by using serial and parallel interfaces, to control the PG1500 on a host machine. |  |  |  |
|  |  | Host Machine | OS | Supply Medium | Ordering Code (Product Name) |
|  |  | PC-9800 <br> series | $\begin{gathered} \text { MS-DOS } \\ \Gamma \text { Ver. } 2.11 \end{gathered}$ | 3.5-inch 2HD | $\mu$ S5A13PG1500 |
|  |  |  | L Ver. 5.00A ${ }^{\text {Note }}$ | 5-inch 2HD | $\mu \mathrm{S} 5 \mathrm{~A} 10 \mathrm{PG} 1500$ |
|  |  | IBM PC/AT | PC DOS <br> (Ver. 3.1) | 5-inch 2HC | $\mu$ S7B10PG 1500 |

Note Ver. 5.00/5.00A are provided with the task swap function, but it cannot be used with this software.

Remark Operation of assemblers and the PG-1500 controller are guaranteed only on the host machines and operating systems shown above.

## Debugging tools

An in-circuit emulator (IE-78C11-M) is available as a program debugging tool for the $\mu$ PD78C17 and 78C18. The following table shows its system configuration.

|  | IE-78C11-M | The IE-78C11-M is an in-circuit emulator which works with 87AD series. It can be connected to a host machine to perform efficient debugging. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{0}{0}$ <br> 3 <br> 3 <br>  <br>  | IE-78C11-M control program (IE controller) | Connects the IE-78C11-M to host machine by using the RS-232C, then controls the IE-78C11-M on host machine. |  |  |  |
|  |  | Host Machine | OS | Supply Medium | Ordering Code (Product Name) |
|  |  | PC-9800 <br> series | $\begin{aligned} & \text { MS-DOS } \\ & \text { Ver. 2.11 } \end{aligned}$ | 3.5-inch 2HD | $\mu$ S5A13IE78C11 |
|  |  |  | $\left[\begin{array}{l} \text { to } \\ \text { Ver. 3.30D } \end{array}\right]$ | 5-inch 2HD | $\mu$ S5A10IE78C11 |
|  |  | IBM PC/AT | PC DOS <br> (Ver. 3.1) | 5-inch 2HC | $\mu$ S7B10IE78C11 |

Remark Operation of the IE controller is guaranteed only on the host machine and operating systems quoted above.

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

MS-DOS is a trademark of Microsoft Corporation.
PC/AT and PC DOS are trademarks of IBM Corporation.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: $\mu$ PD78C17CW, 78C17GF-3BE, and 78C17GQ-36

The customer must judge
the need for license: $\mu$ PD78C18CW- $\times \times \times$, 78C18GF- $\times \times \times-3 B E$, and 78C18GQ- $\times \times \times-36$

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.
Anti-radioactive design is not implemented in this product.


[^0]:    Note Instruction Group

