Cut (& D text Am2970

Dynamic Memory Timing Controller

Tigimal

or is dord

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- Provides complete timing control for 64K/256K memory systems which utilize the Am2968 Dynamic Memory Controller
- Controller
 Supports extended cycle timing needed for byte-write operations
- · internal or external control of refresh
- Burst (up to 512-cycle), distributed, or hidden refresh
- Memory access/refresh request arbitration

GENERAL DESCRIPTION

The Am2970 is a high-performance Memory Timing Controller (MTC). The Am2970 is designed to be used in memory systems which use the Am2968 Dynamic Memory Controller (DMC).


All of the control signals needed by the DMC are generated by the Am2970 MTC.

The Am2970 uses a delay-line to provide maximum flexibility to the memory system designer as well as allowing him to

achieve maximum performance. The delay-line is the timing reference from which the MTC generates the control signals.

The Am2970 provides an internal refresh interval timer to generate refresh requests independent of the CPU. This guarantees proper refresh timing under all combinations of CPU and DMA requests.

BLOCK DIAGRAM



BD001131

RELATED PRODUCTS

Part No.	Description
Am2968	Dynamic Memory Controller
Am2971	Programmable Event Generator

3


Oreg

Order # 05404C

1273

AMD


004572



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number B. Speed Option (if applicable) C. Package Type D. Temperature Range E. Optional Processing AM2970 E. OPTIONAL PROCESSING Blank = Standard Processing B = Burn-in D. TEMPERATURE RANGE C = Commercial (0 to +70°C) E = Extended Commercial (-55 to +125°C) C. PACKAGE TYPE P = 24-Pin Plastic DIP (PD 024*) D = 24-Pin Ceramic DIP (CD 024*)
J = 28-Pin Plastic Leaded Chip Carrier (PL 028) L = 28-Pin Ceramic Leadless Chip Carrier (CL 028) **B. SPEED OPTION**



Am2970

A. DEVICE NUMBER/DESCRIPTION

Dynamic Memory Timing Controller

Will also be available in slim (0.3") packages —
 To Be Announced.

Valid Combinations

Not Applicable

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

B. Speed Option (if applicable)

- C. Device Class
- D. Package Type



Valid Combinations
AM2970 /BJA, /BUC

Dynamic Memory Timing Controller

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

 Will also be available in a slim (0.3") package — To Be Announced.

PIN DESCRIPTION

RMWCYCLE Read/Modify/Write Cycle (Input)

This input indicates a byte operation is to be performed when HIGH, and a word operation when LOW. When RMWCYCLE is LOW, the Am2970 will provide an extended cycle so that a read-modify-write operation can be performed.

CLK Clock (Input)

For systems requiring synchronous arbitration of memory access and refresh requests, this input would receive the system clock. For asynchronous arbitration, this input must be tied HIGH.

CS Chip Select (Input)

When CS is LOW, the MTC is enabled. A memory read/write cycle can only be performed when CS is active, while refresh cycles occur independent of CS. When CS is HIGH, all memory requests (HIGH-to-LOW transition of CYCREO) will be interpreted as refresh requests ("Hidden" refresh).

CYCREQ Cycle Request (Input)

When CS is LOW, this input will generate an internal memory request for the Am2970 on the HIGH-to-LOW transition of CYCREQ.

DTACK Data Transfer Acknowledge (Output)

The HIGH-to-LOW transition of DTACK informs the CPU that a write cycle has begun, or that data will be on the system bus at the correct time during a read cycle.

FR Forced Refresh (Input)

This input is used to force a refresh cycle at user-designated times. The falling edge of FR latches an internal refresh request. If the memory is busy, the refresh is done at the completion of the current cycle.

REFRESH Refresh (Output)

This output should be connected to the MC1 input of the Am2968. MC0 of the Am2968 should be tied LOW. When

MC₁ is HIGH, the Am2968 will perform a read/write cycle; when LOW, a refresh will be performed.

OSC Oscillator (Input)

This input signal is used to generate an internal refresh clock. It is this oscillator which initiates a refresh cycle if FR does not go active. The OSC signal may come from either external components (RC circuit) or a TTL-clock source.

RASI Row Address Strobe Input (Output)

This is connected to the RASI input of the Am2968 DMC. It is used to start a memory access for the DMC. The RASI output is also connected to the delay line to start the timing sequence. The rising edge of RASI initiates both actions.

RMo. RM1 Refresh Mode (Input)

These inputs control the type of refresh cycle the Am2970 is supposed to initiate. These modes are specified in Table 1.

R/W Read/Write (Input)

This input indicates a memory read request when HIGH, and a write request when LOW.

SUP Suppress (Input)

When SUP is driven LOW, it will inhibit access to memory by disabling WE. It can be used to prevent illegal access in memory-access-protected systems.

T₁-T₈ Timing Taps (inputs (8))

These inputs are the positive-edge triggered timing tap outputs from the timing reference (delay-line). They provide the necessary timing information for the Am2970 to control memory cycles. Definition of the eight timing taps is given in Table 2.

WE Write Enable (Output)

When \overline{WE} is LOW, it causes data to be written into memory. \overline{WE} is inhibited if \overline{SUP} is LOW. This output can drive a 500-pF load

V_{CC}, GND Power Pair

One each - V_{CC} and ground pins.

TABLE 1. REFRESH MODE SELECT TABLE

RM ₁	RM ₀	Refresh Mode
0	0	Not Burst (Distributed)
0	1	128-Cycle Burst
1	0	256-Cycle Burst
1	1	512-Cycle Burst

TABLE 2. TIMING TAP DEFINITION TABLE

Tap #	Function
1	Controls when DTACK will go active during read cycles.
2	Controls when DTACK will go active during read-modify-write cycles.
3	Identifies when data is available on the memory bus during write cycles.
4	Identifies when valid data is available on the memory bus during read-modify-write cycles.
5	Indicates that valid data is available from memory during read cycles.
6	Identifies when a new memory cycle may begin after a read or write cycle has been performed.
7	Controls when RAS outputs of DMC should go HIGH for read-modify-write cycles.
8	Identifies when a new memory cycle may begin after a read-modify-write cycle has been performed.

FUNCTIONAL DESCRIPTION

Architecture

The Am2970 MTC is designed to replace much of the MSI "glue" logic which is commonly necessary in controlling dynamic memory systems. It is responsible for controlling/arbitrating memory access and refresh, and handshaking with the processor. The Am2970 also provides an extended (Read/Modify/Write) cycle which is needed for byte operations.

Arbitration: Synchronous vs. Asynchronous

The Am2970 arbitrates between processor (read/write) and refresh requests for a memory cycle. If both the refresh and processor cycle are requested at the same time, the processor request is serviced first followed by the refresh request. It is possible for the arbiter to be either synchronous with the system clock, or asynchronous. Synchronous arbitration requires that the inputs requesting memory, FR, and CYCREQ, be clocked into the Am2970 by using the CLK input. In this mode, CYCREQ and FR are examined on the negative edge of CLK. When CLK is not used (tied HIGH), the Am2970 detects its absence and enters the asynchronous mode. In his mode the first memory request to occur will be serviced, but not until after an internal delay to avoid metastable states.

Refresh Operations

The Am2970 can support a variety of refresh schemes. The type of refresh is controlled via the RMo, RM₁ inputs. Basic refresh types include distributed, as well as 128-, 256-, or 512-cycle burst.

The internal refresh request is controlled by the FR input, or the output of the internal oscillator as follows:

- In the burst mode of operation, the FR input is always the refresh clock.
- The FR input can also be used as the refresh clock in the distributed-refresh (non-burst) mode. However, the internal oscillator takes over as the refresh clock if it goes through three cycles without a LOW level appearing on the FR input. This provision allows the primary refresh clock (FR) to be interrupted while it is in the HIGH logic state, and for refresh operations to be resumed at the internal-oscillator frequency.
- It is also possible to use the on-chip oscillator as the refresh clock in distributed-refresh mode. In this case, the FR input should be tied HIGH. However, since the on-chip oscillator is asynchronous to the external CLK input, it is necessary to provide a synchronous refresh clock via the FR input if synchronous arbitration is desired.

The Am2970 has the ability to increase memory bandwidth by inserting refresh requests when the processor is accessing other devices or performing I/O operations (CYCREQ = LOW, CS = HIGH). A hidden refresh can only be performed once every refresh-clock period, and occurs only with distributed refreshing. When a hidden refresh is performed, the Am2970 will skip the next refresh request. Figure 1 shows the timing involved to perform a hidden-refresh cycle.

Depending on the system configuration and operation, it is possible for the DRAM to appear "static," providing that a hidden refresh can be performed every refresh clock period.




Figure 1. Hidden Refresh Cycle




Figure 2. One Megaword Dynamic Memory System

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

reliability.

 DC Input Voltage
 -0.5 to +5.5 V

 DC Output Current, Into Outputs
 30 mA

 DC Input Current
 -30 to +5.0 mA

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (VCC)	5.0 ±10%
Minimum	4.50 V
Maximum	5.50 V
Extended Commercial (E) and Military (M Temperature (TA - E Devices) (T _C - M Devices) . Supply Voltage (V _{CC})	55 to +125°C


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Note 1)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unite
V _{OH}	Output HIGH Voltage on All Outputs Except DTACK	V _{CC} = Min., I _{OH} = -1.0 mA	2.7		٧
	Output LOW Voltage on All Outputs Except WE	V _{CC} = Min., I _{QL} = 8 mA		0.5	v
VOL	TIE O	I _{OL} = 1 mA		0.5	
	on WE Output	I _{OL} = 12 mA		0.8	
VIH	Input HIGH Voltage Except OSC	Guaranteed Input HIGH Voltage	2.0		V
V _{IL}	Input LOW Voltage Except OSC	Guaranteed Input LOW Voltage		0.8	V
V _{IC}	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18 mA		-1.2	٧
l _{IL}	Input LOW Current on SUP, CS Inputs	V _{CC} = Max.,		-0.8	. mA
'IL	All Other Inputs Except OSC	V _{IN} = 0.5 V		-0.4	
I _{IH}	Input HIGH Current on SUP and CS Inputs	V _{CC} = Max.,		40	μΑ
'In	All Other Inputs Except OSC	V _{IN} = 2.7 V		20	
ŀį	All Other Inputs Except OSC	V _{CC} = Max., V _{IN} = 5.5 V		100	μА
Isc	Output Short-Circuit on All Outputs Except DTACK	V _{CC} = Max., V _O = 0.0 V	- 50	- 200	mA
lcc	Supply Current	V _{CC} = Max.		125	mA
lox	Output HIGH Current only on DTACK Output	V _{CC} = Min., V _{OH} = 5.5 V		250	μА

Notes: 1. VIH and VIL are tested for each input only once. Thereafter, hard HIGH and LOW levels are used for all other tests.


KEY TO SWITCHING WAVEFORMS



SWITCHING TEST CIRCUITS




TC003131



TC003141

A. RASI & REFRESH Outputs




B. WE Outpu

TEST OUTPUT LOADS								
Test Circuit	R ₁ (ohm)	R ₂ (ohm)	C _L (pF)	I _{OH} (mA)	I _{OL} (mA)			
Α			50	-1	8			
В			50, 150, 500	-1	12			
С	680	1600	50					

C. DTACK Output (Open Collector)

- Notes: 1. CL, the load capacitance, includes scope probe, wiring, and stray capacitance without the device in the test fixture.
 2. S₁, S₂, and S₃ are open during all DC and functional testing.
 3. During AC testing, switches are set as follows:
 1) S₃ is closed
 2) For V_{OUT} > 1.5 V, S₁ is closed and S₂ open
 3) For V_{OUT} < 1.5 V, S₁ is open and S₂ closed
 4. DTACK Load:
 V_{CC} = 4.5. S.0. and 5.5 V

 $V_{CC}=4.5$, 5.0, and 5.5 V R_1 is selected to give I_{OL} (Max.) with $V_{CC}=5.5$ V R_2 is selected to give V_{OUT} (DC) = 0.7 V_{CC} when the output $\overline{\text{DTACK}}$ is off



SWITCHING CHARACTERISTICS over operating range unless otherwise specified. (Note 1)

(Table continued on next page)

No.	Parameter Symbol	Parameter Description		Test Conditions		Min.	Max.	Units	
		From	То						
1		CLK HIGH-to-LOW		Sync. Mode; Read/Write/Refresh			27		
2		CYCREQ	1	Async. Mode; Read/	Write		36		
3		HIGH-to-LOW		Hidden Refresh; (CS = 1)			50		
4	tPLH	FR HIGH-to-LOW	RASI LOW-to-HIGH	Async. Mode; Refres	sh Cycles Only		55	ns	
5	1 ""	T ₆ LOW-to-HIGH]	Back-to-Back Cycles Refresh (RMWCYCL	Ē = 1)		42		
6		T ₈ LOW-to-HIGH		Back-to-Back Cycles Refresh (RMWCYCL			43		
7		T ₅ LOW-to-HIGH	RASI HIGH-to-LOW	All Modes (RMWCY)		<u> </u>	26	ns	
8	t _{PHL}	T ₇ LOW-to-HIGH	TAGI TIIGIT-10-EGW	All Modes (RMWCY)	ČLE = 0)		27		
9	tskew	REFRESH HIGH-to-LOW	RASI LOW-to-HIGH	Async./Arbitration Re		0	12	ns	
10		T ₁ LOW-to-HIGH	DTACK	Read/Write Operation (RMWCYCLE = 1)	Read/Write Operations (RMWCYCLE = 1)		30	ns	
11	tPHL	T ₂ LOW-to-HIGH	HIGH-to-LOW	Read/Write Operation (RMWCYCLE = 0)	ins		30		
12	tpLH	CYCREQ LOW-to-HIGH	DTACK LOW-to-HIGH	Read/Write Operation	Read/Write Operations		35	ns	
		T ₃ LOW-to-HIGH	WE HIGH-to-LOW	Write Operation (RMWCYCLE = 1)	C _L = 50 pF		20		
13	1				C _L = 150 pF		30] ns	
	1.				C _L = 500 pF		50		
14		WE HIGH-10-LOW	Maite Operation	C _L = 50 pF		20	_ ՝՝՝		
		T ₄ LOW-to-HIGH		Write Operation (RMWCYCLE = 0)	C _L = 150 pF		30	1	
					C _L = 500 pF		50		
		T ₅ LOW-to-HIGH		Write Operation	C _L = 50 pF		35	ns	
15				Write Operation (RMWCYCLE = 1) Write Operation (RMWCYCLE = 0)	C _L = 150 pF		45		
	•=		WE LOW-to-HIGH		C _L = 500 pF		65		
	T IPLH		WE LOW-IO-FRIGHT		C _L = 50 pF		38		
16					C _L = 150 pF		48		
					C _L = 500 pF		68		
17	tpHL	CYCREQ HIGH-to-LOW	REFRESH HIGH-to-LOW	Hidden Refresh (CS	= 1)		45	_ n:	
18	1	FR HIGH-to-LOW		All Refresh Modes		ļ	50		
19		CYCREQ HIGH-to-LOW		Synchronous Arbitra			30		
20	tрLH	T ₆ LOW-to-HIGH REFRESH LOW-to-HIGH	Distributive Refresh or End-of-Burst Refresh (RMWCYCLE = 1)			31	ns		
21		T ₈ LOW-to-HIGH		Distributive Refresh or End-of-Burst Refresh (RMWCYCLE = 0)			31		
22	†SET	CS HIGH-to-LOW	CYCREQ HIGH-to-LOW	Hidden Refresh, Read/Write		6			
23	†SET	CYCREQ HIGH-to-LOW	CLK HIGH-to-LOW	Sync. Mode; Read/Write		15		ns	
24	t _{SET}	FR HIGH-to-LOW		Sync. Mode; Refresh		35	<u> </u>	↓	
25	t _{SET}	R/₩	T ₃ LOW-to-HIGH	All Modes		6	ļ	_ ns	
26	tHOLD.	(1 or 0)	13 LOW-10-11IGH	7.11 WIOGOS		10	<u> </u>	<u> </u>	
27	† tSET	SUP (1 or 0)	T ₃ LOW-to-HIGH	(RMWCYCLE = 1)		5		n	
28	tset .	SUP (1 or 0)	T ₄ LOW-to-HIGH	(RMWCYCLE = 0)		5		n:	

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Parameter r Description		Test Conditions	Min.	Max.	Units
		From	То				
29	[†] HOLD	SUP (1 or 0)	T ₅ LOW-to-HIGH	(RMWCYCLE = 1)	30		ns
30	tHOLD	SUP (1 or 0)	T ₇ LOW-to-HIGH	(RMWCYCLE = 0)	32		ns
31	^t SET	RMWCYCLE (1 or 0)	T ₁ LOW-to-HIGH		10		ns
32	†SET	RMWCYCLE (1 or 0)	T ₂ LOW-to-HIGH		15		ns
33	^t SET	RMWCYCLE (1 or 0)	T ₃ LOW-to-HIGH		10		ns
34	tSET	RMWCYCLE (1 or 0)	T ₄ LOW-to-HIGH		10		ns
35	tHOLD	RMWCYCLE (1 or 0)	T ₅ LOW-to-HIGH		25		ns
36	tHOLD	RMWCYCLE (1 or 0)	T ₇ LOW-to-HIGH		25		ns
37	tpw	T ₁ - T ₈	T ₁ - T ₈	All Cycles	10		ns
38		T ₇ LOW-to-HIGH	REFRESH	Synchronous Arbitration (RMWCYCLE = 1)		37	ns
39	tPHL	T ₈ LOW-to-HIGH	HIGH-to-LOW	Synchronous Arbitration (RMWCYCLE = 0)		37	

Notes: 1. Testing for parameters that apply for multiple cycles and/or modes is performed in one cycle or mode only. Not more than one output should be shorted at a time. Duration of short not to exceed one second.

