

8 x 4 Wideband/Video Crosspoint Array

SILICONIX INC

T-51-11

FEATURES

- 8 Inputs, 4 Outputs
- Wide Bandwidth (300 MHz)
- Very Low Crosstalk (-85 dB @ 5 MHz)
- On-Board TTL-compatible Latches with Readback
- Optional Negative Supply Input
- Low $r_{DS(ON)}$ (90 Ω max)
- ESD Protection > ± 4000 V

BENEFITS

- Reduced Board Space
- Improved System Bandwidth
- Improved Channel Off-isolation
- Simplified Logic Interfacing
- Allows Bipolar Signal Swings
- Reduced Insertion Loss

APPLICATIONS

- Wideband Signal Routing and Multiplexing
- High-end Video Systems
- μ P-controlled Systems
- Direct Coupled Systems
- ATE Systems
- Digital Video Routing

DESCRIPTION

The DG884 is a digitally selectable 8 x 4 crosspoint array designed for wideband operation. On-chip TTL-compatible crosspoint selection logic and latches with data readback are included to simplify the interface to a microprocessor data bus. The low ON resistance and low capacitance of the DG884 make it ideal for wideband data multiplexing and video and audio signal routing in analog and/or digital video systems. An optional negative supply pin allows the handling of bipolar signals without dc biasing.

The DG884 is built on a D/CMOS process that


combines n-channel DMOS switching FETs with low-power CMOS control logic, drivers and latches. The low-capacitance DMOS FETs are in a "T" configuration to achieve extremely high levels of OFF isolation. Crosstalk is reduced to -85 dB at 5 MHz on the DG884 by including a ground line between each adjacent signal path.

The DG884 is available in 44-pin leaded chip carrier and 40-pin DIP packages for operation over the industrial, D suffix (-40 to 85°C) temperature range, and for military, A suffix (-55 to 125°C) operation.

PIN CONFIGURATION

DG884 Quad J-Lead Packages


Order Numbers:
PLCC-44: DG884DN
CLCC-44: DG884AM



T-51-11


DG884 Dual-In-Line Package

Order Numbers:
Plastic: DG884DJ
Side Braid: DG884AP



FUNCTIONAL BLOCK DIAGRAM

DG884 Block Diagram



2

Preliminary

RS	I/O	CS	WR	SALVO	ACTIONS
1	0	X	1	0	Data in all next event latches is simultaneously loaded into the current event latches, i.e., all new crosspoint addresses change simultaneously when SALVO goes low (L)
1	0	1	0	1	No Change
1	0	0	0	1	Next event latches loaded as defined in table below
1	1	1	1	1	A ₀ , A ₁ , A ₂ , A ₃ - High Impedance
1	1	0	1	1	A ₀ , A ₁ , A ₂ , A ₃ become outputs and reflect the contents of the current event latches. B ₀ , B ₁ determine which current event latches are being read
0	X	X	1	1	All crosspoints opened
1	0	0	0	X	Next event latches are transparent
1	0	0	X	0	Current event latches are transparent
1	0	0	0	0	Both next and current event latches are transparent

ALL OTHER STATES ARE NOT ALLOWED

NOTE: when $\overline{WR} = 0$ next event latches are transparent
 when $\overline{WR} = 1$ data in next event latches is latched in

NEXT EVENT LATCHES TRUTH TABLE

WR	B ₁	B ₀	A ₂	A ₁	A ₀	A ₃	NEXT EVENT LATCHES
0	0	0	0	0	0	1	IN ₁ to OUT ₁ Loaded
			0	0	1		IN ₂ to OUT ₁ Loaded
			0	1	0		IN ₃ to OUT ₁ Loaded
			0	1	1		IN ₄ to OUT ₁ Loaded
			1	0	0		IN ₅ to OUT ₁ Loaded
			1	0	1		IN ₆ to OUT ₁ Loaded
			1	1	0		IN ₇ to OUT ₁ Loaded
			1	1	1		IN ₈ to OUT ₁ Loaded
	0	1	X	X	X	0	Turn Off OUT ₁ Loaded
			0	0	0		IN ₁ to OUT ₂ Loaded
			0	0	1		IN ₂ to OUT ₂ Loaded
			0	1	0		IN ₃ to OUT ₂ Loaded
			0	1	1		IN ₄ to OUT ₂ Loaded
			1	0	0		IN ₅ to OUT ₂ Loaded
			1	0	1		IN ₆ to OUT ₂ Loaded
			1	1	0		IN ₇ to OUT ₂ Loaded
	1	0	X	X	X	0	Turn Off OUT ₂ Loaded
			0	0	0		IN ₁ to OUT ₃ Loaded
			0	0	1		IN ₂ to OUT ₃ Loaded
			0	1	0		IN ₃ to OUT ₃ Loaded
			0	1	1		IN ₄ to OUT ₃ Loaded
			1	0	0		IN ₅ to OUT ₃ Loaded
			1	0	1		IN ₆ to OUT ₃ Loaded
			1	1	0		IN ₇ to OUT ₃ Loaded
	1	1	X	X	X	0	Turn Off OUT ₃ Loaded
			0	0	0		IN ₁ to OUT ₄ Loaded
			0	0	1		IN ₂ to OUT ₄ Loaded
			0	1	0		IN ₃ to OUT ₄ Loaded
			0	1	1		IN ₄ to OUT ₄ Loaded
			1	0	0		IN ₅ to OUT ₄ Loaded
			1	0	1		IN ₆ to OUT ₄ Loaded
			1	1	0		IN ₇ to OUT ₄ Loaded
			1	1	1		IN ₈ to OUT ₄ Loaded
			X	X	X		Turn Off OUT ₄ Loaded

ABSOLUTE MAXIMUM RATINGS

SILICONIX INC

T-51-11

V₊ to GND -0.3 V to +19 V
V₊ to V₋ -0.3 V to +19 V
V₋ to GND -10 V to +0.3 V
Digital Inputs (V₋ minus 0.3 V) to (V₊ plus 0.3 V)
or 20 mA, whichever occurs first
V_S, V_D (V₋ minus 0.3 V) to (V₋ plus 14 V)
or 20 mA, whichever occurs first
CURRENT (any terminal) Continuous 20 mA
CURRENT (S or D) Pulsed 1 ms 10% duty 40 mA

Storage Temperature (A Suffix) -65 to 150°C
(D Suffix) -65 to 125°C

Operating Temperature (A Suffix) -55 to 125°C
(D Suffix) -40 to 85°C

Power Dissipation (Package)*

40-Pin Plastic DIP** 625 mW
40-Pin Side Braze DIP*** 1200 mW
44-Pin Quad J Lead Plastic**** 450 mW
44-Pin Quad J Lead Hermetic*** 1200 mW


* All leads welded or soldered to PC board.

** Derate 8.3 mW/°C above 75°C

*** Derate 16 mW/°C above 75°C

**** Derate 6 mW/°C above 75°C

CONTROL CIRCUITRY



2

Preliminary

ELECTRICAL CHARACTERISTICS^a

T-51-11

-51-11

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: $V_+ = 15\text{ V}$, $V_- = -3\text{ V}$ $V_L = +5\text{ V}$, $GND = 0\text{ V}$ $SALVO, CS, WR, \overline{I/O} = 0.8\text{ V}$ $RS = 2.4\text{ V}$	LIMITS						UNIT
			1=25°C		A SUFFIX		D SUFFIX		
			2=125,85°C		-55 to 125°C		-40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
SWITCH									
Analog Signal Range*	V_{ANALOG}	$V_- = -5\text{ V}$	1		-5	8	-5	8	V
Drain - Source ON Resistance	$r_{DS(ON)}$	$I_S = -10\text{ mA}$, $V_S = 0\text{ V}$ $V_{AL} = 0.8\text{ V}$, $V_{AH} = 2.4\text{ V}$ Sequence each switch ON	1,3 2	45		90 120		90 120	Ω
Resistance Match Between Channels	$\Delta r_{DS(ON)}$		1			9		9	
Source OFF Leakage Current	$I_{S(OFF)}$	$V_S = 8\text{ V}$, $V_D = 0\text{ V}$ $RS = 0.8\text{ V}$	1 2,3		-20 -200	20 200	-20 -200	20 200	nA
Drain OFF Leakage Current	$I_{D(OFF)}$	$V_S = 0\text{ V}$, $V_D = 8\text{ V}$ $RS = 0.8\text{ V}$	1 2,3		-20 -200	20 200	-20 -200	20 200	
Total Switch ON Leakage Current	$I_{D(ON)} + I_{S(ON)}$	$V_S = V_D = 8\text{ V}$	1 2,3		-20 -2000	20 2000	-20 -200	20 200	
DIGITAL INPUT/OUTPUT									
$\overline{DIS}$ Pin Sinking	I_{DIS}		1	1.5					mA
Address Output Current	I_{AO}	$V_{AO} = 2.7\text{ V}$	1,2,3		-200		-200		μA
		$V_{AO} = 0.4\text{ V}$	1,2,3			400		400	
Input Voltage High	V_{AH}		1,2,3		2		2		V
Input Voltage Low	V_{AL}		1,2,3			0.8		0.8	
Address Input Current	I_{AI}	$V_{AI} = 0\text{ V}$ or 2 V or 15 V	1,3 2	0.1	-1 -10	1 10	-1 -10	1 10	μA
DYNAMIC									
ON State Input Cap. ^c	$C_{S(ON)}$	See Figure 11	1 in, 4 out 1 in, 1 out		120			160 40	pF
OFF State Input Cap. ^c	$C_{S(OFF)}$	See Figure 12	1	8		20		20	
OFF State Output Cap. ^c	$C_{D(OFF)}$		1	10		20		20	
Break-Before-Make Interval	t_{OPEN}	See Figure 4	1,2,3			10		10	ns
$\overline{SALVO}$ Turn ON Time	t_{ON}	$R_L = 1\text{ k}\Omega$, $C_L = 35\text{ pF}$ 50% Control to 90% Output See Figure 2	1,3 2			300 500		300 500	
$\overline{SALVO}$ Turn OFF Time	t_{OFF}		1,3 2			150 300		150 300	

ELECTRICAL CHARACTERISTICS ^a

T-51-11

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V _t = 15 V, V ₋ = -3 V V _L = +5 V, GND = 0 V SALVO, CS, WR, I/O = 0.8 V RS = 2.4 V	LIMITS						UNIT
			1=25°C 2=125,85°C 3=-55,-40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
DYNAMIC (Cont'd)									
Charge Injection	Q	See Figure 5	1	-100					pC
Matrix Disabled Crosstalk (See Figure 8)	XTALK _(DIS)	R _{IN} = R _L = 75 Ω f = 5 MHz	1	-82					dB
Adjacent Input Crosstalk (See Figure 9)	XTALK _(AI)	R _{IN} = 10 Ω R _L = 10 k Ω f = 5 MHz	1	-85					
All Hostile Crosstalk (See Figure 7)	XTALK _(AH)	R _{IN} = 10 Ω R _L = 10 k Ω f = 5 MHz	1	-60					
Bandwidth	BW	R _L = 50 Ω, See Figure 6	1	300					MHz
SUPPLY									
Positive Supply Current	I _t		1,2 3	1.5		3 6		3 6	mA
Negative Supply Current	I ₋		1,2 3	-1.5	-3 -5		-3 -5		
Digital GND Supply Current	I _{DG}	All Channels ON or OFF with address Inputs at GND or V _t	1,2,3	-275	-750		-750		μA
Logic Supply Current	I _L		1,2,3	200		500		500	
Functional Check of Max Operating Supply Voltage Range	V _t to V ₋	See Figure 10 Functional Test Only	1,2,3		13	18	13	18	V
	V ₋ to GND		1,2,3		-5.5	-3	-5.5	-3	
	V _t to GND		1,2,3		10	15	10	15	
TIMING									
Write Data Time	t _{WD}	See Figure 1	1,2,3		50				ns
Minimum Pulse Width	t _{MPW}		1,2,3		200				
Data Write Time	t _{DW}		1,2,3		100				
Chip Select Valid Time	t _{CSV}		1,2,3		100				
Chip Select Hold Time	t _{CSH}		1,2,3		100				
Minimum SALVO Width	t _{MSW}		1,2,3		200				

2

Preliminary

DG884

18E D

8254735 0015613 4


Siliconix
 incorporated
ELECTRICAL CHARACTERISTICS ^a


T-51-11


T-51-1

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V _t = 15 V, V ₋ = -3 V V _L = +5 V, GND = 0 V SALVO, CS, WR, I/O = 0.8 V RS = 2.4 V	LIMITS						UNIT
			1=25°C		A SUFFIX		D SUFFIX		
			2=125,85°C		-55 to 125°C		-40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
TIMING (Cont'd)									
SALVO Hold Time	t _{SH}	See Figure 1	1,2,3		200		200		ns
Input Output Time	t _{IO}		1		200		200		
Address Output Time	t _{AO}		1		200		200		
Reset/Write Time	t _{RW}		1,2,3		50		50		
Address Tristate Time	t _{AZ}		1	50					
Address Input Time	t _{AI}		1		200		200		


NOTES: a. Refer to PROCESS OPTION FLOWCHART for additional information.
 b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
 c. Guaranteed by design, not subject to production test.
 d. Typical values are for DESIGN AID ONLY at 25°C, not guaranteed nor subject to production testing.
 e. Analog signal range is measured from the GND pin to the designated Source (Input) pin, and indicates the limits of functionality. Performance limits are only guaranteed for stated test conditions.

DIE TOPOGRAPHY





Input Timing Requirements



Address Output Timing Requirements

Figure 1

SALVO TURN ON/OFF TIME TEST CIRCUIT

SILICONIX INC

T-51-11




Figure 2

WR TURN ON TIME TEST CIRCUIT




Figure 3




Figure 4

CHARGE INJECTION TEST CIRCUIT




Figure 5





Figure 6

ALL HOSTILE CROSSTALK - XTALK (AH)

Any one input to any one output
All remaining inputs connected to remaining outputs
IN₂ to OUT₂, IN₃ to OUT₃ etc.



$$XTALK_{(AH)} = 20 \log_{10} \frac{V_{OUT}}{V}$$

Figure 7

All crosspoints open




Figure 8

ADJACENT INPUT CROSSTALK - XTALK (AI)

Any input or output pin to adjacent input or output pin




Figure 9

Preliminary




Figure 10

ON STATE INPUT CAPACITANCE




Figure 11





Figure 12

OPERATING VOLTAGE RANGE




Note:


1. Both V_+ and V_- must have decoupling capacitors mounted as close as possible to the device pins. Typical decoupling capacitors would be 10 μ F tantalum bead in parallel with 100 nF ceramic disc.
2. Production tested with $V_+ = 15$ V and $V_- = -3.0$ V. Readback function for $V_- \leq -3$ V only.
3. At $V_L = 5$ V $\pm$ 10%, 0.8/2.0 V TTL compatibility is maintained over the entire operating voltage range.

Figure 13

Preliminary



APPLICATIONS



16 x 8 EXPANDABLE CROSSPOINT MATRIX USING DG884

**DG884**

PIN DESCRIPTION (PLCC-44)

T-51-11

SYMBOL	PIN NUMBER PLCC 44	PIN NUMBER DIP PACKAGE	DESCRIPTION
GND	1,3,4,6,8,10,12, 14,16,18,20,41,43	16,18,20,22,23 25,27,29,31,33 35,37,39	Analog Signal Ground
DIG GND	39	14	Digital Ground
V+	26	1	Positive Supply Voltage
V-	21	40	Negative Supply Voltage
V _L	38	13	Logic Supply Voltage
IN ₁ to IN ₈	5,7,9,11, 13,15,17,19	24,26,28,30 32,34,36,38	Analog Input Channels
OUT ₁ to OUT ₄	2,40,42,44	21,19,17,15	Analog Output Channels
I/O	29	4	Pin that determines whether data is- being written into the next event latches or read from the current event latches
$\overline{CS}$	30	5	Chip Select
A ₀ ,A ₁ ,A ₂ ,A ₃	31,32,33,34	6,7,8,9	Input Address Bus
B ₀ ,B ₁	27,28	2,3	Output Address Bus
$\overline{WR}$	35	10	Write command that latches A ₀ , A ₁ , A ₂ , A ₃ into the next event latches
$\overline{SALVO}$	36	11	Master write command that in one action transfers all the data from next event latches into current event latches
$\overline{RS}$	DIS ₁ thru DIS ₄ 37	12	Reset
$\overline{DIS}_1$ thru $\overline{DIS}_4$	22,23,24,25	Not Available	Disable outputs to power down external video buffers

2**Preliminary**

2-109