


# IMS G010 XGA AT-bus interface peripheral

Product preview

The information in this document is subject to change



#### **FEATURES**

- Compatible with IMS G200 system interface
- Provides all logic to support AT-bus
- Supports multiple DMA channels
- Provides POS register emulation and selection
- Decodes Micro Channel access status for direct AT-bus implementation
- Single +5V ± 5% power supply
- Standard 84 pin PLCC package

#### **GENERAL DESCRIPTION**

The IMS G010 is an interface device that allows the INMOS XGA chipset, comprising the IMS G200 Display Controller and the IMS G190 Serializer Palette DAC, to operate in an AT-bus system. It implements many of the IMS G200 Micro Channel bus interface functions to allow the use of multiple DMA channels, card-local setup and bus sizing with all the required AT-bus I/O, memory and system memory strobes.

SGS-THOMSON
MICROELECTRONICS
INMOS Limited is a member of the SGS-THOMSON Microelectronics Group

42 1544 00

# Contents

1	XGA AT-bus interface using the IMS G010								
2	Pin function reference guide								
	2.1	POS register emulation and selection							
	2.2	DMA arbitration and request logic							
	2.3	Command protocol converter							
	2.4	ROM decoder							
3	IMS G010 functional description								
	3.1	POS register emulation and selection							
	3.2	DMA arbitration control							
	3.3	DMA arbitration and request logic							
	3.4	Command protocol converter							
4	Packa	ge specifications							
	4.1	84 pin plastic leaded-chip-carrier package							

# 1 XGA AT-bus interface using the IMS G010

The IMS G010 is an interface device that enables the INMOS XGA chipset, comprising the IMS G200 Display Controller and the IMS G190 Serializer Palette DAC, to operate in an AT-bus system. The IMS G200, designed to interface to the Micro Channel bus, is able to interface to AT-bus systems through the IMS G010 peripheral. This device implements many of the IMS G200 Micro Channel bus interface functions, allowing the use of multiple DMA channels, card-local setup and bus sizing with all the required AT-bus I/O, memory and system memory strobes.

The IMS G010 together with the IMS G200 provide all the control signals for external data buffers, data byte swapping, address latches and buffers, inherently simplifying system level design. The IMS G010 also allows direct board level configuration for local expansion ROM. Figure 1 illustrates how the IMS G010 is connected into the existing XGA chipset, allowing an AT-bus compatible system interface to and from the IMS G200 display controller.

# 2 Pin function reference guide

### 2.1 POS register emulation and selection

Pin name	1/0	Description				
notSetup O		A write to the POS Setup Register, decoded at #96, determines which board will be placed into setup mode. This is indicated by the assertion of the notSetup signal. Data bits D0-2 describe the instance configuration which the IMS G010 uses to place the adaptor into setup mode.				
A0-9, A15-19	l	Address signals A0-9 and A15-19 are generated by the microprocessor or DMA controller and are gated on the system bus when BALE is high. They are used by the AT-bus interface logic for register decoding.				
AddrBufDir	I	This signal controls the direction of an external 3 state bidirectional buffer isolating the IMS G200 from the AT-bus address bus. A high signifies the AT-bus is driving the IMS G200 pins (G200 is the slave), a low signifies that the IMS G200 is driving the AT-bus (G200 is the master).				
LA20-23	-	Address signals LA20-23 generate memory decodes for 16-bit, 1 wait- state, memory cycles and may be derived from the system micropro- cessor or other arbitrated devices or DMA controllers.				
D0-4	ı	Data bits D0-2 describe the instance configuration which the IMS G010 uses to place the adaptor into setup mode. The logic level written on D3 defines if the boards are in setup mode.				
AEN	l	When active, the address enable signal AEN tri-states the microprocessor and other devices from the I/O channel to allow DMA transfers to take place.				
RESET	Ti	Bus reset signal.				
-ALE	1	This signal indicates a valid microprocessor or DMA address and is used for address latching.				
-MEMCS16	0	This signal indicates to the system that the current data transfer is a 1 wait-state, 16-bit, memory cycle. It is derived from the decode of LA20-23 and is driven with a tri-state driver capable of sinking 20mA.				
-IOCS16	0	This signal indicates to the system that the current data transfer is a 16-bit 1 wait-state, I/O cycle. It is derived from the decode of LA20-23 and is driven with a tri-state driver capable of sinking 20mA.				
ARBLVL0-2	1	These signals indicate the POS select number (board number) of the XGA AT-bus board.				




Figure 1 An XGA subsystem implementation for the AT-bus

42 1544 00 November 1991

4

# 2.2 DMA arbitration and request logic

Pin name	1/0	Description
notPreemptin	ı	This connects to the IMS G200 notPreemptOut signal, which is the output portion of the Micro Channel -PREEMPT signal. The IMS G010 uses this signal to generate DMA requests on the assigned channel and to assert notPreeemptIn on the IMS G200.
notPreemptOut	0	Connected to the IMS G200 notPreemptin signal, the status of this output controls the duration of the arbitration during burst cycles.
ArbGrant	0	This output defines the status of the arbitration cycle. A low on this pin indicates the IMS G010 has control of the assigned DMA channel.
notBurst	ı	This signal is asserted by the IMS G200 when extended use of the channel is required for transferring a block of data, defining a burst cycle.
DRQ5-7	0	These signals asynchronously request a bus master service. They are prioritized with DRQ5 having highest priority and DRQ7 having lowest.
-DACK5-7		A DMA request is serviced after an arbitration acknowledge generated on -DACK5-7.
-MASTER	0	This signal is used with a DRQ line to gain control of the system. Typically, an arbitrating controller (the IMS G200) on the I/O channel may assert this signal to allow control of the system address, data and control lines. The IMS G010 asserts this signal and the IMS G200 ArbGrant signal when a DMA acknowledgement is received on the I/O channel.

# 2.3 Command protocol converter

Pin name	1/0	Desc	Description						
notSysByteHiEn	1/0	data guish	System byte high enable. This signal indicates and enables transfer of data on the high byte of the data bus and is used with Addr0 to distinguish between high byte transfers (Data8-15) and low byte transfers (Data0-7).						
notAddrDecLat	1/0	Addre	ss Decode L	atch	:=.·· ''				
MemnotiO I/O MemnotiO distinguishes cycles. When high a men cycle is in progress.					nes between memory and input/output (I/O) nemory cycle is in progress, when low an I/O				
notStatus0-1 VO		Status bits 0 and 1, asserted at the start of the cycle, indicate in conjunction with the notMemIO the type of cycle as outlined below:							
,	1		MemnotiO	notStatus0	notStatus1	Function	1		
1	1		0	0	1	I/O write	1		
			<b>0</b> ·	1	0	I/O read	l		
	1	İ	1	0	1 1	memory write			
			1	1	0	memory write	j		
notCommand	VO	This s	ignal indicate	s the presenc	e of valid data	on the data bus.			
notCardSelFbk	ı	Card select feedback. When the controlling master (eg. I386 processor) addresses the IMS G200, the display controller drives notCardSelFbk active to indicate its presence at the address specified.							

42 1544 00

Pin name	1/0	Description				
Ready	ı	This normally active signal is pulled inactive (not ready) by the IMS G200, via a non-inverting buffer, to allow additional time to complete an operation. Ready is tied to RDYOUT and the AT-bus I/O CHRDY signal.				
ReadyRtn	0	The IMS G010 simulates a positive AND of all the channel ready signals. This signal is used by the IMS G010 to extend bus master cycles.				
SBHE	VO	The system byte high enable signal indicates a transfer of data on the upper byte of the data bus, D8-15. 16-bit devices use SBHE to condition the respective data buffers.				
-IOR	VO	The IMS G010 decodes the Micro Channel signals MemnotIO and notStatus0-1 to produce -IOR which instructs an I/O device to drive its data onto the data bus.				
-IOW	VO	The IMS G010 decodes the Micro Channel signals MemnotIO and notStatus0-1 to produce -IOW which instructs an I/O device to read the data off the data bus.				
-SMEMR	ΙζO	The IMS G010 decodes the Micro Channel signals MemnotIO and notStatus0-1 with an address decode, to produce -SMEMR which instructs memory devices to drive data onto the data busSMEMR is active only when the memory decode is within the low 1MByte of memory space.				
-SMEMW VO		The IMS G010 decodes the Micro Channel signals MemnotIO and notStatus0-1 with an address decode, to produce -SMEMW which instructs memory devices to store the data present on the data busSMEMR is active only when the memory decode is within the low 1MByte of memory space.				
-MEMR	I/O	The IMS G010 decodes the Micro Channel signals MemnotIO and notStatus0-1 to produce -MEMR which instructs memory devices to drive data onto the data busMEMR is active on all memory read cycles.				
-MEMW	VO	The IMS G010 decodes the Micro Channel signals MemnotIO and notStatus0-1 to produce -MEMW which instructs memory devices to store data present on the data busMEMW is active on all memory read cycles.				
CLK	ı	28.322MHz cłock input				
RDYOUT	0	See description for Ready (above).				
notByteSw <b>a</b> pEn	0	This signal ensures compatibility between Micro Channel and AT-bus assignments of single bytes. The AT-bus specification dictates that when writing byte0, byte1 will also contain byte0 information and when reading byte-wide data, must be resident in byte0. This is contradictory to the Micro Channel specification which requires that data written in byte1 will always be read in byte1. Byte swap logic is therefore required to correct this incompatibility.				
ByteSwapDtr	0	This signal controls the byte swap buffers direction.				
notDataBufOE1	ı	Indicates that a high byte (byte 1, bits 8:15) is being transferred on the data bus.				

42 1544 00

## 2.4 ROM decoder

Pin name	1/0	Description						
notROMCS	0	The IMS G010 allows optional ROM address space selection defined by binary coded inputs RS0-2. The expansion ROM address space in the system memory map is decoded into 32 KByte sections.						
RS0-2	I These inputs define the address space in w resides. They are binary coded as follows:						ansion ROM	
			RS0	RS1	RS2	Address space		
*	İ		0	0	0	#0C0000		
			0	0	1	#0C8000		
		<b>\$</b>	0	1	0 -	#0D0000		
			0	1	1	#0D8000		
			1	0	0	Reserved		
			1	0	1	Reserved		
			1	1	0	Reserved		
			1	1	1 1	ROM disabled		

# 3 IMS G010 functional description

The IMS G010 AT-bus interface peripheral comprises four functional blocks.

- · POS register emulation and selection
- · DMA arbitration and request logic
- Command protocol converter and I/O logic
- · ROM address decoder logic

#### 3.1 POS register emulation and selection

An internal 8-bit register is available for card-local POS definition of system parameters for the engineering software setup.

#### 3.2 DMA arbitration control

DMA channel bits are assigned as shown below. These two bits are taken from the 4-bit arbitration level specified in POS register setup (bits 3-6 of the IMS G200 POS register 3). This implementation allows three DMA channels to be active at any one time although only a single DMA channel assigned XGA can be a bus master at any one time. In the maximum system of eight XGA instances, five XGAs must be slave configured (no DMA channel assigned).

Bits	DMA configuration
00	No DMA assigned
0 1	DMA channel 5
10	DMA channel 6
11	DMA channel 7

Table 2 DMA channel assignment

The bus master function on the AT-bus is centrally arbitrated by the DMA controller (on the system mother-board). The three DMA assigned XGA instances will be prioritized by this controller. The IMS G200 has a 4-bit arbitration level defined for the Micro Channel specification. The IMS G010 employs only two bits for the AT-bus implementation.

Writes to the POS Setup Register, decoded at #96, determines which board will be placed into setup mode. The engineering software setup procedure asserts one of eight instance configurations on data bits D0-2 which are compared by the IMS G010 setup decode logic in all XGAs, to the board selection bits defined by board level switches. The logic level written on D3 defines whether the boards are in setup mode or not.

The AT-bus signal -MEMCS16 indicates to the system (or another bus master) that the present data is a one wait state, 16-bit, memory cycle. Its logic level specifies whether a 16-bit memory cycle can proceed or a double access must be performed. Since this signal must be presented before the falling edge of BALE it must derived from the decode of LA17 through LA23, since these are the earliest available addresses in the cycle.

-MEMCS16 is effectively disabled until the POS register 5 enables the 1MByte aperture.

### 3.3 DMA arbitration and request logic

The arbitration sequence begins with the IMS G200 asserting notPreemptOut. If DMA is enabled the IMS G010 asserts DREQ5, DREQ6 or DREQ7, causing notPreemptOut from the IMS G010 to assert notPreemptin on the IMS G200.

The system DMA controller (8237) prioritises requests and grants a channel by asserting -DACK5-7. The IMS G010 in response asserts both -MASTER to the system and ArbGrant to the IMS G200. Upon reception of the low level on ArbGrant, the IMS G200 drives notBurst (if required) and deasserts notPreemptOut. The IMS G010 uses the status of notBurst to maintain mastership over the defined DMA channel for the required number of accesses (notPreemptOut is also held low until notBurst returns high).

Holding notPreemptOut low in this fashion forces the IMS G200 to timeout the arbitration in order to accommodate another master. This method forces the IMS G200 to obey the fairness protocol defined for the Micro Channel in order to limit DMA access time to 7.8 µs; thus maintaining the dynamic memory refresh requirements.

## 3.4 Command protocol converter

The Micro Channel protocol implements coded status bits to define the type of cycle. The IMS G010 bi-directionally decodes between notStatus0-1 and MemnotIO from the IMS G200 and the AT-bus compatible signals -IOR, -IOW, -MEMR, -MEMW, -SMEMR and -SMEMW.

When the system processor performs an AT-bus access to the XGA subsystem, a wait state must be introduced since the AT-bus protocol will not define the type of cycle until -IOR, -IOW, -MEMR, -MEMW, -SMEMR or -SMEMW is asserted. Typically, -IOR, -IOW, -MEMR, -MEMW, -SMEMR or -SMEMW sets notStatus0-1 to the relevant decode one clock cycle into the AT-bus cycle; two further cycles are then required to complete the Micro Channel cycle from the point of notStatus0-1 being presented.

During AT-bus to Micro Channel protocol conversions, byte swap operations are controlled by the IMS G010. The AT-bus specification dictates that when writing a single byte0, byte1 will also contain byte0 information; a byte read operation requires the data to be presented in byte0. This is contradictory with the Micro Channel specification which states that data written in byte1 will always be read in byte1. Byte swap logic is inherently required to correct this incompatibility.

# 4 Package specifications

## 4.1 84 pin plastic leaded-chip-carrier package





Figure 2 IMS G010 pin configuration

42 1544 00



	Millim	etres	Inc	-				
DIM	NOM	TOL	NOM	TOL	Notes			
A	30.226	±0.127	1.190	±0.005				
В	29.312	±0.127	1.154	±0.005				
С	3.810	±0.127	0.150	±0.005				
D	0.508	±0.127	0.020	±0.005				
F	1.270	±0.127	0.050	±0.005				
G	0.457	±0.127	0.018	±0.005	-			
J	0.000	±0.051	0.000	±0.002				
K	0.457	±0.127	0.018	±0.005				
L	0.762	±0.127	0.030	±0.005				
Packa	Package weight is approximately 7.0 grams							

Table 3 84 pin PLCC J-bend package dimensions

AUSTRALIA NSW 2027 EDGECLIFF Suite 211, Edgecliff Centre 203-233, New South Head Road Tel. (61-2) 327.39-22 Telex: 071 126911 TCAUS Telefax: (61-2) 327.61.76

BRAZIL 05413 SÃO PAULO R. Henrique Schaumann 286-CJ33 Tel. (55-11) 883-5455 Telex: (391) 11-37988 "UMBR BR" Telefar: 11-551-128-22367

CANADA BRAMPTON, ONTARIO 341, Main St. North Tel. (416) 455-0505 Telefax: 416-455-2806

DENMARK 2730 HERLEV Herlev Torv, 4 Tel. (45–42) 94.85.33 Telex:35411 Telerias: (45–42) 948694

FINLAND LOHJA SF-08150 Karjalankatu, 2 Tel. 12.155.11 Telefax: 12.155.66

FRANCE 94253 GENTILLY Cedex 7, avenue Gallieni, BP 93 Tel. (33-1) 47.40.75.75 Telexi: 632570 STMHQ Telefax: (33-1) 47.40.79.10

67000 STRASBOURG 20, Piace des Halles Tel. (33) 88.75.50.66 Telex: 670001F Telefax: (33) 88.22.29.32

GERMANY 6000 FRANKFURT Gutteutstrasse, 322 Tel. (49-69) 2374923 Teleric: 176997 689 Teleric: (49-69) 231957 Teletax: 6997689 = STVBP

8011 GRASBRUNN Bretonischer Ring, 4 Neukeferloh Technopark Telex: 528211 Telex: 528211 Teletax: (49-89) 4605454 Teletax: 897107 = STDISTR

5000 HANNOVER 51 Rotenburgerstrasse, 28A Tel. (49-511) 615960 Teleo: 175118418 Telefax: (49-511)6151243

8500 NÜRNBERG 20 Erlenstegenstrasse, 72 Tel. (49-911) 59893-0 Teleric (58243 Teleria: (49-911) 5980701 \$200 \$IEGBURG Frankfurter Str. 22a Tel. (49-2241) 650 84-85 Telex: 889510 Telefac: (49-2241) 67584

7000 STUTTGART 1 Oberer Kirchheidenweg, 136 Teleu: 721718 Teleu: 721718 Telefai: (49-711) 691408

HONG KONG WANCHAI 22nd Floor - Hopewell Centre 183, Queen's Road East Tel. (852-5) 8615788 Teles: 60955 ESGIES HX Telefac: (852-5) 8656569

INDIA NEW DELHI 110001 Liaison Office 62, Upper Ground Floor World Trade Centre Barakhamba Lane Tel. 37:15191 Telex: 031-68816 STMI IN Teletax: 37:15192

ITALY 20090 ASSAGO (MI) Via le Milanofiori - Strada 4 -Palazzo A//A Tel. (39-2) 89213.1 (10 linee) Telex: 330131 - 330141 SGSAGR Telefax: (39-2) 8250449

40033 CASALECCHIO DI RENO (BO) Via R. Fucini, 12 Tel. (39-51) 591914 Telex: 512442 Telefax: (39-51) 591305

00161 ROMA Via A. Tortonia, 15 Tel. (39-6) 8443341 Telex: 620653 SGSATE I Telefax: (39-6) 8444474

JAPAN TOKYO 108 Nisseld Takanewa Bid. 4F 2-18-10 Takanewa Minsto-ku Tel. (81-3) 3280-4125 Telefac: (81-3) 3280-4131

KOREA SEOUL 121 8th Floor Shirwon Building 823-14, Yuksem-Dong Keng-Nern-Gu Tel. (82-2) 553-0399 Teletra: SGSKOR K29998 Teletra: (82-2) 552-1051

MALAYSIA PULAU PINANG 10400 4th Floor, Suite 4-03 Bengunen FOP, 123D Jelen Arreon Tel. (04) 379735 Telefax: (04) 379616 NETHERLANDS 5652 AM EINDHOVEN Meerenakkarweg, 1 Tel. (31-40) 550015 Telex: 51186 Telefax: (31-40) 528835

SINGAPORE SINGAPORE 2056 28 Ang Mo Kio - Industrial Park, 2 (65) 48214 11 Teles: RS 55201 ESGIES Telesas: (66) 4820240

SPAIN
08021 BARCELONA
Calle Platon 6, 4th Floor, 5th
Door
Tel. (34-3) 4143300 4143361
Telefax: (34-3) 2021461
28027 MADRID
Calle Albacete, 5
Tel. (34-1) 4051615
Telex: 27060 TCCEE
Telerfax: (34-1) 4031134

SWEDEN 8-16421 KISTA Borgarfjordsgatan, 13 - Box 1094 Tel. (46-8) 7939220 Telex: 12078 THSWS Telefax: (46-8) 7504950

SWITZERLAND
1218 GRAND-SACONNEX
(GENEVA)
Chemin François-Lahmann
18/A
Tel. (41-22) 7986462
Telex: 415493 STM CH
Telefax: (41-22) 7984869

TAIWAN TAIPEI 12th Floor 571, Tun Hus South Road Tel. (886-2) 755-4111 Telex: 10310 ESGIE TW Telefax: (886-2) 755-4008

UNITED KINGDOM AND EIRE MARLOW, BUCKS \$1.7 1YL Planer House, Parkway Globe Park Tel. (44-628) 890800 Teletic 847458 Telefac (44-628) 890391

USA
NORTH & SOUTH AMERICAN
MARKETING
MEADQUARTERS
1000, East Bell Road
Phoenix, AZ 85022-2899
(1)-(802) 867-6100
SALES COVERAGE BY
STATE

ALABAMA 303, Williams Avenue, Suits 1031, Huntsville, AL 35801-5104 Tel. (205) 533-5995 ARIZONA 1000, East Bell Road Phoenix, AZ 85022 Tel. (602) 867-6100

CALIFORNIA 200 East Sandpointe, Suite 120, Santa Ana, CA 92707 Tel. (714) 957-6018

2055, Gateway Place, Suite 300 San José, CA 95110 Tel. (408) 452-9122

COLORADO 1898, S. Flatiron Ct. Boulder, CO 80301 Tel. (303) 449-9000

FLORIDA 902 Clint Moore Road Congress Corporate Plaza II Bidg. 3 - Suite 220 Boca Raton, FL 33487 Tel.(407) 997-7233

GEORGIA 6025, G.Atlantic Blvd. Norcross, GA 30071 Tel. (404) 242 -7444

ILLINOIS 600, North Meacham Suite 304, Schaumburg, ILL 60173-4941 Tel. (708) 517-1890

INDIANA 1716, South Plate St. Kokomo, IN 46902 Tel. (317) 459-4700

MASSACHUSETTS 55, Old Bedford Road Lincoln North Lincoln, MA 01773 Tel. (617) 259-0300

MICHIGAN 17197, N. Laurel Perk Drive Suite 253, Livonia, MI 48152 Tel. (313) 462-4030

MINNESOTA 7805, Telegraph Road Suite 112 Bioomington, MN 55438 Tel. (612) 944-0098

NEW JERSEY Staffordshire Professional Ctr. 1307, White Horse Road Bidg. F. Voorhees, NJ 08043 Tel. (609) 772-6222

NEW YORK 2-4, Austin Court Poughkeepsie, NY 12603-3633 Tel. (914) 454-8813

NORTH CAROLINA 4505, Fair Meadow Lane Suite 220 Raleigh, NC 27607 Tel. (919) 787-6555

TEXAS 1310, Electronics Drive Carrotton, TX 75006 Tel. (214) 466-7402

© 1991 SGS-THOMSON MICROELECTRONICS - All Rights Reserved

42 1544 00



For further information contact your local "INMOS Business Centre, SGS-THOMSON Microelectronics" at one of the following:

Planar House, Parkway Globe Park, Marlow, Bucks SL7 1YL, UK Tel: (0828) 890 800 Fax: (0628) 890 391 Tb:: 847458 1000 East Beil Road, Phoenix, Artzona 85022, USA Tel: (602) 867 6100 Fax: (602) 867 6102 Tb:: 249976 Lincoln North, 55 Old Bedford Road, Lincoln, Massachusetts 01773, USA Tel: (617) 259 0300 Fax: (617) 259 4420 902 Clint Moore Road, Congress Corporate Plaza II Bidg. 3, Suite 220 Boca Raton, Florida 33487, USA Tel: (407) 997-7554

200 East Sandpointe, Suite 650, Santa Ana, California 92707, USA Tel: (714) 957 8018 Fax: (714) 957 3281 Tb:: Easylink 62034531 2055 Gateway Place, Suite 300, San José, California 95110, USA Tel: (408) 452 9122 Fax: (408) 452 0218 1310 Electronics Drive, Carrollton, Texas 75006, USA Tel: (214) 466 7952. 7 Avenue Gallieni, BP 93, 94253 Gentility Cedex, France Tel: (1) 47 40 75 75 Fax: (1) 47 40 79 27 Tb:: 632570 Via le Milanotfori, Strada 4, Palazzo A/4/A 20090 Assago (Mil) Tel: (2) 89 21 31 Fax: (2) 8250449 Tb:: 330131-330141 SGSAGR Bretonischer Ring 4, 8011 Grasbrunn, West Germany Tel: (89) 46 00 60 Fax: (89) 46 00 61 40 Tb:: 528211 Nisseki Takanswa Building, 4th Floor, 18–10 Takanswa 2-chorne, Minsto-ku, Tokyo 106, Japan Tel: (3) 3280 4125 Fax: (3) 280 4131 28 Ang Mo Kio Industrial Park 2, Singapore 2056, Tel: (65) 482 14 11 Fax: (65) 482 02 40 Tb:: 55201

INMOS reserves the right to make changes in specifications at any time and without notice. The information furnished by INMOS in this publication is believed to be accurate; however, no responsibility is assumed for its use, nor for any infringement of patents or other rights of third parties resulting from its use. No licence is granted under any patents, trademarks or other rights of INMOS.

. TIMOS, IMS and Occam are trademarks of INMOS Limited.

IBM, PS/2, and Micro Channel are registered trademarks of IBM. XGA is a trademark of IBM licensed to SGS-THOMSON.

42 1544 00