


LOW POWER SCHOTTKY DELAY LINE



FEATURES

- Available in Auto-Insertable (LS14) and Standard (LDS14) 14-Pin Package
- TTL Low Power Schottky interfaced
- 5 equally-spaced taps
- Risetime: 8 ns Max⁽⁵⁾⁽⁶⁾
- Drives up to 20 Low Power TTL loads
- Total delays from 50-500 ns

RECOMMENDED OPERATING CONDITIONS


	MIN	TYP	MAX	UNIT
V _{CC} Supply Voltage	4.75	5.00	5.25	V
V _{IH} High-Level Input Voltage	2.0			V
V _{IL} Low-Level Input Voltage			0.8	V
I _{IK} Input Clamp Current			-18	mA
I _{OH} High-Level Output Current			-0.4	mA
I _{OL} Low-Level Output Current			8	mA
T _A Operating Free-Air Temperature	0	+25	+70	°C

DC ELECTRICAL CHARACTERISTICS

TEST CONDITIONS

V _{OH} High-Level Output Voltage	V _{CC} = min, V _{IH} = min, I _{OH} = max	2.7	3.4		V
V _{OL} Low-Level Output Voltage	V _{CC} = min, V _{IL} = max, I _{OL} = max			0.4	V
V _{IK} Input Clamp Voltage	V _{CC} = min, I _I = I _{IK}			-1.5	V
I _{IH} High-Level Input Current	V _{CC} = max, V _{IN} = 2.7V			20	μA
	V _{CC} = max, V _{IN} = 7.0V			0.1	mA
I _{IL} Low-Level Input Current	V _{CC} = max, V _{IN} = 0.4V			-0.4	mA
I _{OS} Short Circuit Output Current	V _{CC} = max, V _{OUT} = 0, one output at a time	-20		-100	mA
I _{CCH} High-Level Supply Current	V _{CC} = max, V _{IN} = OPEN			24	mA
I _{CCL} Low-Level Supply Current	V _{CC} = max, V _{IN} = 0			24	mA
N _H Fanout High-Level Output	V _{CC} = max, V _{OH} = 2.7V			20	LSTTL load
N _L Fanout Low-Level Output	V _{CC} = max, V _{OL} = 0.5V			10	LSTTL load

MARKINGS AND DIMENSIONS, in (mm)



INPUT PULSE TEST CONDITIONS

E _{IN} Pulse Voltage	3.1	3.2	3.3	V
T _{RI} Pulse Rise-Time			2.0	ns
T _W Pulse Width, of Total Delay	40	100	50	%
d Duty Cycle		33.3		%

PART NUMBER	Total Delay (ns) ⁽¹⁾⁽²⁾	Tap Delay (ns) ⁽¹⁾⁽²⁾
LS14/LDS14CB500	50	10
LS14/LDS14CB750	75	15
LS14/LDS14CB101	100	20
LS14/LDS14CB251	250	50
LS14/LDS14CB501	500	100

Notes:

- Delays measured at 1.5V level on leading edge only.
- Delay tolerances: ±5% or ±2 ns, whichever is greater, referenced from input and guaranteed only under the following test conditions: V_{CC} = T_{YP}, T_A = T_{YP}, E_{IN} = T_{YP}, T_{RI} = max, T_W = T_{YP}, P_{RR} = 1MHz (or d/t_w, whichever is less), R_L 1 megohm and C_L 2pf.
- Temperature coefficient of delay will vary, depending upon total delay, according to the formula: T_{PTA} = (100 + (25,000/T_{PLH})).
- Delay will vary approximately 4% for every 5% change in supply voltage.
- Risetime measured from 0.75V to 2.4V level.
- Measured with no loads on taps.
- Other delays also available upon request.

Marking and dimensions notes:

- A notch may be substituted for PIN #1 Dot Index.
- Each terminal is located within ±.010 of its nominal multiple of .100 along this longitudinal dimension relative to terminals 7 and 8.
- Units may exclude terminals not shown in schematic.

KAPPA[®]
TECHNOLOGIES, INC.

Factory Direct: 1443 Pinewood Street, Rahway, NJ 07065, Phone (908) 396-9400, Toll Free 800-223-0603

