

SOT_{INY}™ Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch

Product Features

- CMOS Technology for Bus and Analog Applications
- SOT_{INY} Package Technology: 6-pin, Thin Dual Flat in Line (TDFN) package, SC70 Package
- Low ON Resistance: 8 ohms at 3.0V
- Wide V_{CC} Range: 1.65V to 5.5V
- Rail-to-Rail Signal Range
- Control Input Overvoltage Tolerance: 5.5V min.
- Fast Transition Speed: 5.2ns max. at 5V
- High Off Isolation: 57dB at 10MHz
- 54dB (10MHz) Crosstalk Rejection Reduces Signal Distortion
- Break-Before-Make Switching
- High Bandwidth: 250 MHz
- Extended Industrial Temperature Range: -40°C to 85°C
- Improved Direct Replacement for NC7SB3157

Applications

- Cell Phones
- PDAs
- Portable Instrumentation
- Battery Powered Communications
- Computer Peripherals

Pin Description

Pin Number	Name	Description
1	B ₁	Data Port
2	GND	Ground
3	B ₀	Data Port (Normally Closed)
4	A	Common Output/Data Port
5	V _{CC}	Positive Power Supply
6	S	Logic Control

Logic Function Table

Logic Input (S)	Function
0	B ₀ Connected to A
1	B ₁ Connected to A

Description


The PI5A3157 is a high-bandwidth, fast single-pole double-throw (SPDT) CMOS switch. It can be used as an analog switch or as a low-delay bus switch. Specified over a wide operating power supply voltage range, 1.65V to 5.5V, the PI5A3157 has a maximum ON resistance of 12 ohms at 1.65V, 9 ohms at 2.3V & 6 ohms at 4.5V.

Break-before-make switching prevents both switches being enabled simultaneously. This eliminates signal disruption during switching.

The control input, S, tolerates input drive signals up to 5.5V, independent of supply voltage.

PI5A3157 is an improved direct replacement for the NC7SB3157.

Connection Diagram



Absolute Maximum Ratings⁽¹⁾

Supply Voltage V_{CC}	-0.5V to +7V
DC Switch Voltage (V_S) ⁽²⁾	-0.5V to $V_{CC}+0.5V$
DC Input Voltage (V_{IN}) ⁽²⁾	-0.5V to +7.0V
DC Output Current (I_{OUT})	128mA
DC V_{CC} or Ground Current (I_{CC}/I_{GND})	$\pm 100mA$
Storage Temperature Range (T_{STG})	-65°C to +150°C
Junction Temperature under Bias (T_J)	150°C
Junction Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P_D) @ +85°C	180mW

Recommended Operating Conditions⁽³⁾

Supply Voltage Operating (V_{CC})	1.65V to 5.5V
Control Input Voltage (V_{IN})	0V to V_{CC}
Switch Input Voltage (V_{IN})	0V to V_{CC}
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_A)	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
Control Input $V_{CC}=2.3V - 3.6V$	0ns/V to 10ns/V
Control Input $V_{CC}=4.5V - 5.5V$	0ns/V to 5ns/V
Thermal Resistance (θ_{JA})	350°C/W

Notes

1. Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.
2. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.
3. Control input must be held HIGH or LOW; it must not float.

DC Electrical Characteristics (Over the Operating temperature range, $T_A = -40^\circ\text{C}$ to 85°C)

Parameter	Description	Test Conditions	Supply Voltage	Temp (°C)	Min.	Typ	Max.	Units
V _{IAR}	Analog Input Signal Range		V _{CC}	T _A = 25°C & −40°C to 85°C	0		V _{CC}	V
R _{ON}	ON Resistance ⁽⁴⁾	I _O = 30mA, V _{IN} = 0V	4.5V	T _A = 25°C		4	6	Ω
		I _O = −30mA, V _{IN} = 2.4V				5	8	
		I _O = −30mA, V _{IN} = 4.5V				8	13	
R _{ON}		I _O = 30mA, V _{IN} = 0V	4.5V	T _A = −40°C to 85°C			6	
		I _O = −30mA, V _{IN} = 2.4V				8		
		I _O = −30mA, V _{IN} = 4.5V				13		
R _{ON}		I _O = 24mA, V _{IN} = 0V	3.0V	T _A = 25°C		5	8	
		I _O = −24mA, V _{IN} = 3.0V				12	19	
R _{ON}		I _O = 24mA, V _{IN} = 0V	3.0V	T _A = −40°C to 85°C			8	
		I _O = −24mA, V _{IN} = 3.0V				19		
R _{ON}		I _O = 8mA, V _{IN} = 0V	2.3V	T _A = 25°C		6	9	
		I _O = −8mA, V _{IN} = 2.3V				16	24	
R _{ON}		I _O = 30mA, V _{IN} = 0V	2.3V	T _A = −40°C to 85°C			9	
		I _O = −30mA, V _{IN} = 2.4V				24		
R _{ON}		I _O = 4mA, V _{IN} = 0V	1.65V	T _A = 25°C		8	12	
		I _O = −4mA, V _{IN} = 1.65V				27	39	
R _{ON}		I _O = 4mA, V _{IN} = 0V	1.65V	T _A = −40°C to 85°C			12	
		I _O = −4mA, V _{IN} = 1.65V				39		

DC Electrical Characteristics (Over the Operating temperature range, $T_A = -40^\circ\text{C}$ to 85°C) (continued)

Parameter	Description	Test Conditions	Supply Voltage	Temp ($^\circ\text{C}$)	Min.	Typ	Max.	Units
ΔR_{ON}	ON Resistance Match Between Channels ^(4,5,6)	$I_A = -30\text{mA}$, $V_{Bn} = 3.15\text{V}$	4.5V	$T_A = 25^\circ\text{C}$		0.15		Ω
		$I_A = -24\text{mA}$, $V_{Bn} = 2.1\text{V}$	3.0V			0.2		
		$I_A = -8\text{mA}$, $V_{Bn} = 1.6\text{V}$	2.3V			0.3		
		$I_A = -4\text{mA}$, $V_{Bn} = 1.15\text{V}$	1.65V			0.3		
R_{ONF}	ON Resistance Flatness ^(4,5,7)	$I_A = -30\text{mA}$, $0 \leq V_{Bn} \leq V_{CC}$	5.0V	$T_A = 25^\circ\text{C}$		6		Ω
		$I_A = -24\text{mA}$, $0 \leq V_{Bn} \leq V_{CC}$	3.3V			12		
		$I_A = -8\text{mA}$, $0 \leq V_{Bn} \leq V_{CC}$	2.5V			22		
		$I_A = -4\text{mA}$, $0 \leq V_{Bn} \leq V_{CC}$	1.8V			90		
V_{IH}	Input High Voltage	Logic High Level	$V_{CC} = 1.65\text{V}$ to 1.95V	$T_A = 25^\circ\text{C}$ & -40°C to 85°C	$0.75V_{CC}$			V
			$V_{CC} = 2.3\text{V}$ to 5.5V		$0.7V_{CC}$			
V_{IL}	Input Low Voltage	Logic Low Level	$V_{CC} = 1.65\text{V}$ to 1.95V				$0.25V_{CC}$	V
			$V_{CC} = 2.3\text{V}$ to 5.5V				$0.25V_{CC}$	
	Input Leakage Current	$0 \leq V_{IN} \leq 5.5\text{V}$	$V_{CC} = 0\text{V}$ to 5.5V	$T_A = 25^\circ\text{C}$			± 0.1	μA
				$T_A = -40^\circ\text{C}$ to 85°C			± 1.0	
I_{OFF}	OFF State Leakage Current	$0 \leq V_{IN} \leq 5.5\text{V}$	$V_{CC} = 1.65\text{V}$ to 5.5V	$T_A = 25^\circ\text{C}$			± 0.1	
				$T_A = -40^\circ\text{C}$ to 85°C			± 10	
I_{CC}	Quiescent Supply Current	All channels ON or OFF, $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	$V_{CC} = 5.5\text{V}$	$T_A = 25^\circ\text{C}$			1	
				$T_A = -40^\circ\text{C}$ to 85°C			10	

Notes:

4. Measured by voltage drop between A and B pins at the indicated current through the device. ON resistance is determined by the lower of the voltages on two ports (A or B).
5. Parameter is characterized but not tested in production.
6. $\Delta R_{ON} = R_{ON \text{ max}} - R_{ON \text{ min}}$, measured at identical V_{CC} , temperature and voltage levels.
7. Flatness is defined as difference between maximum and minimum value of ON resistance over the specified range of conditions.
8. Guaranteed by design.

Capacitance⁽¹²⁾

Parameter	Description	Test Conditions	Supply Voltage	Temp ($^\circ\text{C}$)	Min.	Typ	Max.	Units
C_{IN}	Control Input	$f = 1 \text{ MHz}^{(12)}$	$V_{CC} = 5.0\text{V}$	$T_A = 25^\circ\text{C}$		2.3		pF
C_{IO-B}	For B Port, Switch OFF					6.5		
C_{IOA-ON}	For A Port, Switch ON					18.5		

Switch and AC Characteristics

Parameter	Description	Test Conditions	Supply Voltage	Temp (°C)	Min.	Typ	Max.	Units
t_{PLH} t_{PHL}	Propagation Delay: A to Bn	See test circuit diagrams 1 and 2. V_I Open ⁽¹⁰⁾	$V_{CC} = 2.3V$ to $2.7V$ $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 4.5V$ to $5.5V$	$T_A = 25^\circ C$ & -40 to $85^\circ C$		1.2 0.8 0.3		ns
t_{PZL} t_{PZH}	Output Enable Turn ON Time: A to Bn	See test circuit diagrams 1 & 2. $V_I = 2V_{CC}$ for t_{PZL} , $V_I = 0V$ for t_{PZH}	$V_{CC} = 1.65V$ to $1.95V$ $V_{CC} = 2.3V$ to $2.7V$ $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 4.5V$ to $5.5V$	$T_A = 25^\circ C$	7 3.5 2.5 1.7		23 13 6.9 5.2	
t_{PZL} t_{PZH}	OUTPUT ENABLE TURN ON TIME: A TO Bn	See test circuit diagrams 1 and 2. $V_I = 2V_{CC}$ for t_{PZL} , $V_I = 0V$ for t_{PZH}	$V_{CC} = 2.5V$ $V_{CC} = 3.3V$ $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 4.5V$ to $5.5V$	$T_A = 25^\circ C$ & -40 to $85^\circ C$			24 14 7.6 5.7	
t_{PLZ} t_{PHZ}	Output Disable Turn OFF Time: A to Bn	See test circuit diagrams 1 and 2. $V_I = 2V_{CC}$ for t_{PZL} , $V_I = 0V$ for t_{PZH}	$V_{CC} = 1.65V$ to $1.95V$ $V_{CC} = 2.3V$ to $2.7V$ $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 4.5V$ to $5.5V$	$T_A = 25^\circ C$	3 2 1.5 0.8		12.5 7 5 3.5	
t_{PLZ} t_{PHZ}	Output Disable Turn OFF Time: A to Bn	See test circuit diagrams 1 and 2. $V_I = 2V_{CC}$ for t_{PZL} , $V_I = 0V$ for t_{PZH}	$V_{CC} = 2.5V$ $V_{CC} = 3.3V$ $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 4.5V$ to $5.5V$	$T_A = -40$ to $85^\circ C$			13 7.5 5.3 3.8	
t_{BM}	Break Before Make Time	See test circuit diagram 9. ⁽⁹⁾	$V_{CC} = 2.5V$ $V_{CC} = 3.3V$ $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 4.5V$ to $5.5V$	$T_A = 25^\circ C$ & -40 to $85^\circ C$	0.5 0.5 0.5 0.5			
Q	Charge Injection	$C_L = 0.1nF$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$. See test circuit 4.	$V_{CC} = 5.0V$ $V_{CC} = 3.3V$	$T_A = 25^\circ C$		7 3		pC
OIRR	Off Isolation	$R_L = 50\Omega$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$. See test circuit 5. ⁽¹¹⁾	$V_{CC} = 1.65V$ to $5.5V$	$T_A = 25^\circ C$		-57		dB
X _{TALK}	Crosstalk Isolation	See test circuit 6.	$V_{CC} = 1.65V$ to $5.5V$	$T_A = 25^\circ C$		-54		
f_{3dB}	-3dB Bandwidth	See test circuit 9	$V_{CC} = 1.65V$ to $5.5V$	$T_A = 25^\circ C$		250		MHz

Notes:

9. Guaranteed by design.
10. Guaranteed by design but not production tested. The device contributes no other propagation delay other than the RC delay of the switch ON resistance and the 50pF load capacitance, when driven by an ideal voltage source with zero output impedance.
11. Off Isolation = $20 \log_{10} [V_A / V_{Bn}]$ and is measured in dB.
12. $T_A = 25^\circ C$, $f = 1MHz$. Capacitance is characterized but not tested in production.

Test Circuits and Timing Diagrams




Figure 1. AC Test Circuit




Figure 2. AC Waveforms




Figure 3. Break Before Make Interval Timing




Figure 4. Charge Injection Test




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel Off Capacitance




Figure 8. Channel On Capacitance





Technical drawing of a 6-ported connector, showing top and side views with dimensions in inches and millimeters.

Top View Dimensions:

- Overall Width: $.079$ [2.00] BSC
- Overall Height: $.083$ [2.10] BSC
- Port 1 Width: $.026$ [0.65] BSC
- Port 2 Width: $.026$ [0.65] BSC
- Port 3 Width: $.026$ [0.65] BSC
- Port 4 Width: $.026$ [0.65] BSC
- Port 5 Width: $.026$ [0.65] BSC
- Port 6 Width: $.026$ [0.65] BSC
- Port 1 to Port 2 Spacing: $.006$ [0.15]
- Port 2 to Port 3 Spacing: $.011$ [0.30]
- Port 3 to Port 4 Spacing: $.006$ [0.15]
- Port 4 to Port 5 Spacing: $.011$ [0.30]
- Port 5 to Port 6 Spacing: $.006$ [0.15]
- Port 6 to Port 1 Spacing: $.011$ [0.30]


Side View Dimensions:

- Overall Height: $.043$ [1.10] MAX
- Base Width: 0 [0.004] 0 [0.10]
- SEATING PLANE



Notes:
1) Controlling dimensions in millimeters
2) Ref: JEDEC MO-203AB

6-Pin TDFN (ZA) Package



Ordering Information

Part Number	Package	Package Top Mark
PI5A3157CX	SC-70	A9D
PI5A3157ZAX	TDFN	9DZ