

www.ti.com

DMOS 100mA Low-Dropout Regulator

FEATURES

- NEW DMOS TOPOLOGY:
 Ultra Low Dropout Voltage:
 60mV typ at 100mA
 Output capacitor NOT required for stability
- FAST TRANSIENT RESPONSE
- VERY LOW NOISE: 23µVrms
- HIGH ACCURACY: ±1.5% max
- HIGH EFFICIENCY:

I_{GND} = 500μA at I_{out} = 100mA Not Enabled: I_{GND} = 10nA

- 2.5V, 2.8V, 2.85V, 3.0V, 3.3V, 5.0V AND ADJUSTABLE OUTPUT VERSIONS
- OTHER OUTPUT VOLTAGES AVAILABLE UPON REQUEST
- FOLDBACK CURRENT LIMIT
- THERMAL PROTECTION
- SMALL SURFACE-MOUNT PACKAGES: SOT23-5 and SO-8

APPLICATIONS

- PORTABLE COMMUNICATION DEVICES
- BATTERY-POWERED EQUIPMENT
- PERSONAL DIGITAL ASSISTANTS
- MODEMS
- BAR-CODE SCANNERS
- BACKUP POWER SUPPLIES


DESCRIPTION

The REG101 is a family of low noise, low dropout linear regulators with low ground pin current. Its new DMOS topology provides significant improvement over previous designs, including low dropout voltage (only 60mV typ at full load), and better transient performance. In addition, no output capacitor is required for stability, unlike conventional low dropout regulators that are difficult to compensate and require expensive low ESR capacitors greater than 1µF.

Typical ground pin current is only $500\mu A$ (at $I_{OUT}=100mA$) and drops to 10nA when not enabled mode. Unlike regulators with PNP pass devices, quiescent current remains relatively constant over load variation and under dropout conditions.

The REG101 has very low output noise (typically $23\mu Vrms$ for $V_{OUT}=3.3V$ with $C_{NR}=0.01\mu F$), making it ideal for use in portable communications equipment. Accuracy is maintained over temperature, line, and load variations. Key parameters are guaranteed over the specified temperature range ($-40^{\circ}C$ to $+85^{\circ}C$).

The REG101 is well protected—internal circuitry provides a current limit which protects the load from damage. Thermal protection circuitry keeps the chip from being damaged by excessive temperature. The REG101 is available in the SOT23-5 and the SO-8 packages.





SPECIFICATIONS

Boldface limits apply over the specified temperature range, $T_J = -40^{\circ}C$ to $+85^{\circ}C$.


At T_J = +25°C, V_{IN} = V_{OUT} + 1V (V_{OUT} = 2.5V for REG101-A), V_{ENABLE} = 1.8V, I_{OUT} = 2mA, C_{NR} = 0.01 μ F, and C_{OUT} = 0.1 μ F(1), unless otherwise noted.

				REG101NA REG101UA		
PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE Output Voltage REG101-2.5 REG101-2.8 REG101-3.0 REG101-3.3 REG101-5 REG101-A Reference Voltage Adjust Pin Current Accuracy Over Temperature vs Temperature Includes Line and Load Over Temperature	V _{OUT} V _{REF} I _{ADJ} dV _{OUT} /dT	$I_{OUT} = 2\text{mA to } 100\text{mA}, V_{IN} = (V_{OUT} + 0.4\text{V}) \text{ to } 10\text{V}$ $V_{IN} = (V_{OUT} + 0.6\text{V}) \text{ to } 10\text{V}$	2.5	2.5 2.8 2.85 3.0 3.3 5 1.267 0.2 ±0.5 50	5.5 1 ±1.5 ±2.2 ±2.0 ±2.7	V V V V V γ μA % ppm/°C %
DC DROPOUT VOLTAGE ⁽²⁾ For all models Over Temperature	V_{DROP}	$I_{OUT} = 2mA$ $I_{OUT} = 100mA$ $I_{OUT} = 100mA$		4 60	10 100 130	mV mV mV
VOLTAGE NOISE Without C _{NR} With C _{NR} (all fixed voltage models)	V _n	$ f = 10 \text{Hz to } 100 \text{kHz} $ $ C_{\text{NR}} = 0, \ C_{\text{OUT}} = 0 $ $ C_{\text{NR}} = 0.01 \mu \text{F}, \ C_{\text{OUT}} = 10 \mu \text{F} $	2 7	3μVrms/V • V _{OU} ′μVrms/V • V _{OU}	п Г	μVrms μVrms
OUTPUT CURRENT Current Limit(3) Over Temperature Short Circuit Current	I _{CL}		130 110	170 60	220 240	mA mA mA
RIPPLE REJECTION f = 120Hz		I _{OUT} = 100mA		65		dB
ENABLE CONTROL V _{ENABLE} High (output enabled) V _{ENABLE} Low (output disabled) I _{ENABLE} High (output enabled) I _{ENABLE} Low (output disabled) Output Disable Time Output Enable Time	V _{ENABLE} I _{ENABLE}	$\begin{array}{c} V_{ENABLE} = 1.8 \text{V to V}_{IN}, V_{IN} = 1.8 \text{V to 6.5} \\ V_{ENABLE} = 0 \text{V to 0.5V} \\ C_{OUT} = 1.0 \mu F, R_{LOAD} = 33 \Omega \\ C_{OUT} = 1.0 \mu F, R_{LOAD} = 33 \Omega \end{array}$	1.8 -0.2	1 2 200 1.5	V _{IN} 0.5 100 100	V V nA nA μs ms
THERMAL SHUTDOWN Junction Temperature Shutdown Reset from Shutdown				160 140		°C °C
GROUND PIN CURRENT Ground Pin Current Enable Pin Low	I _{GND}	$I_{OUT} = 2mA$ $I_{OUT} = 100mA$ $V_{ENABLE} \le 0.5V$		400 500 0.01	500 650 0.2	μΑ μΑ μΑ
INPUT VOLTAGE Operating Input Voltage Range ⁽⁴⁾ Specified Input Voltage Range Over Temperature	V _{IN}	V _{IN} > 1.8V V _{IN} > 1.8V	1.8 V _{OUT} + 0.4 V _{OUT} + 0.6		10 10 10	V V V
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance SOT23-5 Surface Mount SO-8 Surface Mount	$egin{array}{c} T_J \ T_A \ heta_JA \ heta_JA \end{array}$	Junction-to-Ambient Junction-to-Ambient	-40 -55 -65	200 150	+85 +125 +150	°C °C °C °C/W °C/W

NOTES: (1) The REG101 does not require a minimum output capacitor for stability. However, transient response can be improved with proper capacitor selection. (2) Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at $V_{IN} = V_{OUT} + 1V$ at fixed load. (3) Current limit is the output current that produces a 10% change in output voltage from $V_{IN} = V_{OUT} + 1V$ and $I_{OUT} = 2mA$. (4) The REG101 no longer regulates when $V_{IN} < V_{OUT} + V_{DROP}$ (MAX). In drop-out the impedance from V_{IN} to V_{OUT} is typically less than 1Ω at $T_J = +25^{\circ}C$.



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS(1)

Supply Input Voltage, V _{IN} 0.3V to 12V	
Enable Input0.3V to V _{IN}	١
Output Short-Circuit DurationIndefinite	:
Operating Temperature Range (T _J)55°C to +125°C	
Storage Temperature Range (T _A) –65°C to +150°C	
Lead Temperature (soldering, 3s, SOT23-5, and SO-8)+240°C	

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
5V Output REG101NA-5	SOT23-5	331	R01B	REG101NA-5/250	Tape and Reel Tape and Reel
REG101UA-5	SO-8	182 "	REG101U50	REG101NA-5/2K5 REG101UA-5 REG101UA-5/2K5	Rails Tape and Reel Tape and Reel
3.3V Output REG101NA-3.3	SOT23-5	331	R01C	REG101NA-3.3/250 REG101NA-3.3/2K5	Tape and Reel Tape and Reel
REG101UA-3.3	SO-8	182 "	REG101U33	REG101NA-3.3/2K5 REG101UA-3.3 REG101UA-3.3/2K5	Rails Tape and Reel
3V Output REG101NA-3	SOT23-5	331	R01D	REG101NA-3/250 REG101NA-3/2K5	Tape and Reel Tape and Reel
REG101UA-3	SO-8	182 "	REG101U30	REG101NA-3/2K5 REG101UA-3 REG101UA-3/2K5	Rails Tape and Reel Tape and Reel
2.85V Output REG101NA-2.85	SOT23-5	331	R01N	REG101NA-2.85/250 REG101NA-2.85/2K5	Tape and Reel Tape and Reel
REG101UA-2.85	SO-8	182	REG101285	REG101UA-2.85 REG101UA-2.85/2K5	Rails Tape and Reel
2.8V Output REG101NA-2.8	SOT23-5	331	R01E	REG101NA-2.8/250 REG101NA-2.8/2K5	Tape and Reel Tape and Reel
REG101UA-2.8	SO-8	182	REG101U28	REG101UA-2.8 REG101UA-2.8/2K5	Rails Tape and Reel
2.5V Output REG101NA-2.5	SOT23-5	331	R01G	REG101NA-2.5/250 REG101NA-2.5/2K5	Tape and Reel Tape and Reel
REG101UA-2.5	SO-8	182	REG101U25	REG101UA-2.5 REG101UA-2.5/2K5	Rails Tape and Reel
Adjustable Output REG101NA-A	SOT23-5	331	R01A	REG101NA-A/250 REG101NA-A/2K5	Tape and Reel Tape and Reel
REG101UA-A	SO-8	182	REG101UA	REG101UA-A REG101UA-A/2K5	Rails Tape and Reel


NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "REG101UA-5/2K5" will get a single 2500-piece Tape and Reel.


Many custom output voltage versions, from 2.5V to 5.1V in 50mV increments, are available upon request. Minimum order quantities apply. Contact factory for details.





TYPICAL PERFORMANCE CURVES


































































































BASIC OPERATION

The REG101 series of LDO (Low Drop-Out) linear regulators offers a wide selection of fixed output voltage versions and an adjustable output version. The REG101 belongs to a family of new generation LDO regulators that utilize a DMOS pass transistor to achieve ultra-low dropout performance and freedom from output capacitor constraints. Ground pin current remains under 650µA over all line, load and temperature conditions. All versions have thermal and overcurrent protection, including fold-back current limit.

The REG101 does not require an output capacitor for regulator stability and is stable over most output currents and with almost any value and type of output capacitor up to $10\mu F$ or more. For applications where the regulator output current drops below several milliamps, stability can be enhanced by: adding a $1k\Omega$ to $2k\Omega$ load resistor; using capacitance values less than $10\mu F$; or keeping the effective series resistance greater than 0.05Ω including the capacitor's ESR and parasitic resistance in printed circuit board traces, solder joints, and sockets.

Although an input capacitor is not required it is good analog design practice to connect a 0.1µF low ESR capacitor across




FIGURE 1. Fixed Voltage Nominal Circuit for REG101.

the input supply voltage. This is recommended to improve ripple rejection by reducing input voltage ripple.

Figure 1 shows the basic circuit connections for the fixed voltage models. Figure 2 gives the connections for the adjustable output version (REG101A) and example resistor values for some commonly used output voltages. Values for other voltages can be calculated from the equation shown in Figure 2.

INTERNAL CURRENT LIMIT

The REG101 internal current limit has a typical value of 170mA. A foldback feature limits the short-circuit current to a typical short-circuit value of 60mA. This helps to protect the regulator from damage under all load conditions. A curve of V_{OUT} versus I_{OUT} is given in Figure 3 and in the Typical Performance Curves section.





FIGURE 3. Foldback Current Limit of the REG101-3.3 at 25°C.



$V_{OUT} = (1$	+ R ₁ /R ₂) •	1.267V

To reduce current through divider, increase resistor values (see table at right).

As the impedance of the resistor divider increases, $I_{\rm ADJ}$ (~200nA) may introduce an error.

C_{FB} improves noise and transient response.

EXAMPLE RESISTOR VALUES

V _{OUT} (V)	$R_1 (\Omega)^{(1)}$	$R_2 (\Omega)^{(1)}$
1.267	Short	Open
2.5	11.3k 1.13k	11.5k 1.15k
3.0	15.8k 1.58k	11.5k 1.15k
3.3	18.7k 1.87k	11.5k 1.15k
5.0	34.0k 3.40k	11.5k 1.15k

NOTE: (1) Resistors are standard 1% values.





ENABLE

The Enable pin is active HIGH and compatible with standard TTL-CMOS levels. Inputs below 0.5V (max) turn the regulator off and all circuitry is disabled. Under this condition ground pin current drops to approximately 10nA. When a pull-up resistor is used, and operation down to $V_{\rm IN}=1.8V$ is required, use values $<50k\Omega$.

OUTPUT NOISE

A precision band-gap reference is used for the internal reference voltage, V_{REF} . This reference is the dominant noise source within the REG101 and it generates approximately 29 μ Vrms in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by:

$$V_N = 29\mu V rms \frac{R_1 + R_2}{R2} = 29\mu V rms \bullet \frac{V_{OUT}}{V_{RFF}}$$

Since the value of V_{REF} is 1.267V, this relationship reduces to:

$$V_{N} = 23 \frac{\mu Vrms}{V} \bullet V_{OUT}$$

Connecting a capacitor, C_{NR} , from the Noise Reduction (NR) pin to ground, as shown in Figure 4, forms a low-pass filter for the voltage reference. For C_{NR} = 10nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by approximately a factor of 2.8 for V_{O} = 3.3V. This noise reduction effect is shown in Figure 5 and as "RMS Noise Voltage vs CNR" in the Typical Performance Curves section.

Noise can be further reduced by carefully choosing an output capacitor, C_{OUT} . Best overall noise performance is achieved with very low (< $0.22\mu F$) or very high (> $2.2\mu F$)




FIGURE 5. Output Noise vs Noise Reduction Capacitor.

values of C_{OUT} . See "RMS Noise Voltage vs C_{OUT} " in the Typical Performance Curves section.

The REG101 utilizes an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the DMOS pass element above $V_{\rm IN}$. The charge-pump switching noise (nominal switching frequency = 2MHz) is not measurable at the output of the regulator over most values of $C_{\rm OUT}$ and $I_{\rm OUT}$.

The REG101 adjustable version does not have the noise-reduction pin available, however, the adjust pin is the summing junction of the error amplifier. A capacitor, C_{FB} , connected from the output to the adjust pin will reduce both the output noise and the peak error from a load transient. See the typical performance curves for output noise performance.




FIGURE 4. Block Diagram.



DROP-OUT VOLTAGE

The REG101 uses an N-channel DMOS as the "pass" element. When the input voltage is within a few tens of millivolts of the output voltage, the DMOS device behaves like a resistor. Therefore, for low values of $V_{\rm IN}$ to $V_{\rm OUT}$, the regulator's input-to-output resistance is the Rds_ON of the DMOS pass element (typically $600 {\rm m}\Omega$). For static (DC) loads, the REG101 will typically maintain regulation down to $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop of $60 {\rm mV}$ at full rated output current. In Figure 6, the bottom line (DC dropout) shows the minimum $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop required to prevent drop-out under DC load conditions.

For large step changes in load current, the REG101 requires a larger voltage drop across it to avoid degraded transient response. The boundary of this "transient drop-out" region is shown as the top line in Figure 6. Values of $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop above this line insure normal transient response.

In the transient dropout region between "DC" and "Transient", transient response recovery time increases. The time required to recover from a load transient is a function of both the magnitude and rate of the step change in load current and the available "headroom" $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop. Under worst-case conditions (full-scale load change with $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop close to DC dropout levels), the REG101 can take several hundred microseconds to re-enter the specified window of regulation.




FIGURE 6. Transient and DC Dropout.

TRANSIENT RESPONSE

The REG101 response to transient line and load conditions improves at lower output voltages. The addition of a capacitor (nominal value $0.47\mu F$) from the output pin to ground may improve the transient response. In the adjustable version, the addition of a capacitor, C_{FB} (nominal value 10nF), from the output to the adjust pin will also improve the transient response.

THERMAL PROTECTION

The REG101 has thermal shutdown circuitry that protects the regulator from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on various conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case loads and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the REG101 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the REG101 into thermal shutdown will degrade reliability.



POWER DISSIPATION

The REG101 is available in two different package configurations. The ability to remove heat from the die is different for each package type and, therefore, presents different considerations in the printed circuit-board layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. While it is difficult-to-impossible to quantify all of the variables in a thermal design of this type, performance data for several configurations are shown in Figure 7.

Power dissipation depends on input voltage, load condition and duty cycle. Power dissipation is equal to the product of the average output current times the voltage across the output element, $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop.

$$P_{D} = (V_{IN} - V_{OUT}) \bullet I_{OUT(AVG)}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

REGULATOR MOUNTING

Solder pad footprint recommendations for the various REG101 devices are presented in Application Bulletin "Solder Pad Recommendations for Surface-Mount Devices" (AB-132), available from the Texas Instruments web site (www.ti.com).




FIGURE 7. Maximum Power Dissipation versus Ambient Temperature for the Various Packages.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265