



NEC Electronics Inc.

μPD424400, 424400A/L, 42S4400A/L

1,048,576 x 4-Bit

Dynamic CMOS RAM

T-46-23-18

Description

The devices listed below are fast-page dynamic RAMs organized as 1,048,576 words by 4 bits and designed to operate from a single power supply.

Optional features are power supply voltage (+5 V or +3.3 V) and a new refresh mode called "self-refresh."

μPD	Options
Second-generation products	
424400-xx	+5 V
424400-xxL	+5 V; low-power
Third-generation products	
424400A-xx	+5 V
42S4400A-xx	+5 V; self-refresh, low-power
424400L-Axx	+3.3 V
42S4400L-Axx	+3.3 V; self-refresh, low-power
-xx indicates speed grade (RAS access time).	

Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by $\overline{\text{CAS}}$ independent of RAS. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining $\overline{\text{CAS}}$ low. Data outputs return to high impedance when $\overline{\text{CAS}}$ goes high. Fast-page read and write cycles can be executed by cycling $\overline{\text{CAS}}$.

Refreshing may be accomplished by means of a $\overline{\text{CAS}}$ before RAS cycle that internally generates the refresh address. Refreshing may also be accomplished by means of RAS-only refresh cycles or by normal read or write cycles on the 1024 address combinations of $A_0 - A_9$ during a 16-ms refresh period.

The self-refresh mode is entered by holding $\overline{\text{RAS}}$ low for longer than 100 μs during a $\overline{\text{CAS}}$ -before-RAS refresh cycle. Detection of this long RAS time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200 microamperes. Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.





Features

- 1,048,576 by 4-bit organization
- Single +5-volt power supply
- Fast-page option
- Self-refresh option (slow internal automatic refresh)
- Low power dissipation
- CAS before RAS refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- 1024 refresh cycles every 16 ms
- 26/20-pin SOJ, 20-pin ZIP, and 26/20-pin TSOP plastic packaging

Pin Identification

Name	Function
$A_0 - A_9$	Address inputs
$I/O_1 - I/O_4$	Data inputs and outputs
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{OE}}$	Output enable
RAS	Row address strobe
$\overline{\text{WE}}$	Write enable
GND	Ground
V_{CC}	+5-volt power supply

5d

μ PD424400, 424400A/L, 42S4400A/L**NEC****Pin Configurations****26/20-Pin Plastic SOJ****26/20-Pin Plastic TSOP (Normal Pinouts)****20-Pin Plastic ZIP****26/20-Pin Plastic TSOP (Reverse Pinouts)**



μPD424400, 424400A/L, 42S4400A/L

Ordering Information, μPD424400 (+5 V; standard version; 2nd-generation product)

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Power Option	Package
μPD424400LA-60	60 ns	120 ns	40 ns	Standard	26/20-pin plastic SOJ (300-mil)
LA-70	70 ns	140 ns	45 ns		
LA-80	80 ns	160 ns	50 ns		
μPD424400LA-60L	60 ns	120 ns	40 ns	Low-power	
LA-70L	70 ns	140 ns	45 ns		
LA-80L	80 ns	160 ns	50 ns		
μPD424400V-60	60 ns	120 ns	40 ns	Standard	20-pin plastic ZIP
V-70	70 ns	140 ns	45 ns		
V-80	80 ns	160 ns	50 ns		
μPD424400V-60L	60 ns	120 ns	40 ns	Low-power	
V-70L	70 ns	140 ns	45 ns		
V-80L	80 ns	160 ns	50 ns		
μPD424400GS-60	60 ns	120 ns	40 ns	Standard	26/20-pin plastic TSOP (normal pinouts)
GS-70	70 ns	140 ns	45 ns		
GS-80	80 ns	160 ns	50 ns		
μPD424400GS-60L	60 ns	120 ns	40 ns	Low-power	
GS-70L	70 ns	140 ns	45 ns		
GS-80L	80 ns	160 ns	50 ns		
μPD424400GSM-60	60 ns	120 ns	40 ns	Standard	26/20-pin plastic TSOP (reverse pinouts)
GSM-70	70 ns	140 ns	45 ns		
GSM-80	80 ns	160 ns	50 ns		
μPD424400GSM-60L	60 ns	120 ns	40 ns	Low-power	
GSM-70L	70 ns	140 ns	45 ns		
GSM-80L	80 ns	160 ns	50 ns		

5d

μPD424400, 424400A/L, 42S4400A/L**Ordering Information, μPD424400A (+ 5 V; standard version; 3rd-generation product)**

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Package
μPD424400ALA-50	50 ns	100 ns	35 ns	26/20-pin plastic SOJ (300-mil)
LA-60	60 ns	120 ns	40 ns	
LA-70	70 ns	140 ns	45 ns	
LA-80	80 ns	160 ns	50 ns	
μPD424400AV-50	50 ns	100 ns	35 ns	20-pin plastic ZIP
V-60	60 ns	120 ns	40 ns	
V-70	70 ns	140 ns	45 ns	
V-80	80 ns	160 ns	50 ns	
μPD424400AGS-50	50 ns	100 ns	35 ns	26/20-pin plastic TSOP (normal pinouts)
GS-60	60 ns	120 ns	40 ns	
GS-70	70 ns	140 ns	45 ns	
GS-80	80 ns	160 ns	50 ns	
μPD424400AGSM-50	50 ns	100 ns	35 ns	26/20-pin plastic TSOP (reverse pinouts)
GSM-60	60 ns	120 ns	40 ns	
GSM-70	70 ns	140 ns	45 ns	
GSM-80	80 ns	160 ns	50 ns	

Ordering Information, μPD42S4400A (+ 5 V; self-refresh, low-power version; 3rd-generation product)


Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Self-Refresh Current (max)	Package
μPD42S4400ALA-50	50 ns	100 ns	35 ns	200 μA	26/20-pin plastic SOJ (300-mil)
LA-60	60 ns	120 ns	40 ns		
LA-70	70 ns	140 ns	45 ns		
LA-80	80 ns	160 ns	50 ns		
μPD42S4400AV-50	50 ns	100 ns	35 ns	200 μA	20-pin plastic ZIP
V-60	60 ns	120 ns	40 ns		
V-70	70 ns	140 ns	45 ns		
V-80	80 ns	160 ns	50 ns		
μPD42S4400AGS-50	50 ns	100 ns	35 ns	200 μA	26/20-pin plastic TSOP (normal pinouts)
GS-60	60 ns	120 ns	40 ns		
GS-70	70 ns	140 ns	45 ns		
GS-80	80 ns	160 ns	50 ns		
μPD42S4400AGSM-50	50 ns	100 ns	35 ns	200 μA	26/20-pin plastic TSOP (reverse pinouts)
GSM-60	60 ns	120 ns	40 ns		
GSM-70	70 ns	140 ns	45 ns		
GSM-80	80 ns	160 ns	50 ns		


μPD424400, 424400A/L, 42S4400A/L
Ordering Information, μPD424400L (+ 3.3 V; standard version; 3rd-generation product)

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Package
μPD424400LLA-A70	70 ns	140 ns	45 ns	26/20-pin plastic SOJ (300-mil)
LA-A80	80 ns	160 ns	50 ns	
μPD424400LV-A70	70 ns	140 ns	45 ns	20-pin plastic ZIP
V-A80	80 ns	160 ns	50 ns	
μPD424400LGS-A70	70 ns	140 ns	45 ns	26/20-pin plastic TSOP (normal pinouts)
GS-A80	80 ns	160 ns	50 ns	
μPD424400LGSM-A70	70 ns	140 ns	45 ns	26/20-pin plastic TSOP (reverse pinouts)
GSM-A80	80 ns	160 ns	50 ns	

Ordering Information, μPD42S4400L (+ 3.3 V; self-refresh, low-power version; 3rd-generation product)

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Self-Refresh Current (max)	Package
μPD42S4400LLA-A70	70 ns	140 ns	45 ns	100 μA	26/20-pin plastic SOJ (300-mil)
LA-A80	80 ns	160 ns	50 ns		
μPD42S4400LV-A70	70 ns	140 ns	45 ns	100 μA	20-pin plastic ZIP
V-A80	80 ns	160 ns	50 ns		
μPD42S4400LGS-A70	70 ns	140 ns	45 ns	100 μA	26/20-pin plastic TSOP (normal pinouts)
GS-A80	80 ns	160 ns	50 ns		
μPD42S4400LGSM-A70	70 ns	140 ns	45 ns	100 μA	26/20-pin plastic TSOP (reverse pinouts)
GSM-A80	80 ns	160 ns	50 ns		

μ PD424400, 424400A/L, 42S4400A/L**NEC****Block Diagram**

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	
5-volt devices	-1.0 to +7.0 V
3.3-volt devices	-0.5 to +4.6 V
Operating temperature, T_{OPR}	0 to +70°C
Storage temperature, T_{STG}	-55 to +125°C
Short-circuit output current, I_{OS}	
5-volt devices	50 mA
3.3-volt devices	20 mA
Power dissipation, P_D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C_{I1}	5	pF	Addresses
	C_{I2}	7	pF	RAS, CAS, WE, OE
Input/output capacitance	C_O	7	pF	$I/O_1 - I/O_4$

DC Characteristics; 5-Volt Devices

Recommended operating conditions unless otherwise noted.

Parameter	Symbol	424400, 424400A		42S4400A		Unit	Test Conditions
		Min	Max	Min	Max		
Standby current	I_{CC2}		2.0		2.0	mA	RAS = CAS $\geq V_{IH}(\text{min})$; $I_O = 0 \text{ mA}$
			1.0		0.2	mA	RAS = CAS $\geq V_{CC} - 0.2 \text{ V}$; $I_O = 0 \text{ mA}$
Input leakage current	$I_{I(L)}$	-10	10	-10	10	μA	$V_{IN} = 0 \text{ V to } V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10	10	-10	10	μA	D_{OUT} disabled; $V_{OUT} = 0 \text{ V to } V_{CC}$
Output voltage, low	V_{OL}		0.4		0.4	V	$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	V_{OH}	2.4		2.4		V	$I_{OH} = -5 \text{ mA}$
Self-refresh current	I_{CC7}	Not applicable			200	μA	$I_O = 0 \text{ mA}$; all I/O and input pins $\geq V_{CC} - 0.2 \text{ V}$ or $\leq 0.2 \text{ V}$ or open; $t_{RAS} \geq 100 \mu\text{s}$; 1024 refresh cycles must be performed within 16 ms before entering self-refresh and after exiting self-refresh

5d

DC Characteristics; 3.3-Volt Devices

Recommended operating conditions unless otherwise noted.

Parameter	Symbol	424400L		42S4400L		Unit	Test Conditions
		Min	Max	Min	Max		
Standby current	I_{CC2}		2.0		0.5	mA	RAS = CAS $\geq V_{IH}(\text{min})$; $I_O = 0 \text{ mA}$
			0.5		0.1	mA	RAS = CAS $\geq V_{CC} - 0.2 \text{ V}$; $I_O = 0 \text{ mA}$
Input leakage current	$I_{I(L)}$	-5	5	-5	5	μA	$V_{IN} = 0 \text{ V to } V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-5	5	-5	5	μA	D_{OUT} disabled; $V_{OUT} = 0 \text{ V to } V_{CC}$
Output voltage, low	V_{OL}		0.4		0.4	V	$I_{OL} = 2 \text{ mA}$
Output voltage, high	V_{OH}	2.4		2.4		V	$I_{OH} = -2 \text{ mA}$
Self-refresh current	I_{CC7}	Not applicable			100	μA	$I_O = 0 \text{ mA}$; all I/O and input pins $\geq V_{CC} - 0.2 \text{ V}$ or $\leq 0.2 \text{ V}$ or open; $t_{RAS} \geq 100 \mu\text{s}$; 1024 refresh cycles must be performed within 16 ms before entering self-refresh and after exiting self-refresh

μPD424400, 424400A/L, 42S4400A/L**Low-Power Battery Backup (Low-Power and Self-Refresh Versions Only)**

Symbol	424400-xxL	42S4400A	42S4400L	Unit	t _{RAS}	CAS Before RAS Refresh Cycle	Standby Conditions
I _{CC6} (max)	500	300	150	μA	≤ 1 μs	1024 refresh cycles (min) every	RAS = CAS ≥ V _{CC} - 0.2 V;
	300	200	100	μA	≤ 200 ns	128 ms; RAS = CAS ≥ V _{CC} - 0.2 V or ≤ 0.2 V, as appropriate; I/O open; all other inputs ≥ V _{CC} - 0.2 V or ≤ 0.2 V	DIN, WE, OE, Addresses ≥ V _{CC} - 0.2 V or ≤ 0.2 V; I/O open

Recommended Operating Conditions

Parameter	Symbol	5-Volt Devices			3.3-Volt Devices			Unit
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	V _{IH}	2.4		V _{CC} + 1.0	2.0		V _{CC} + 0.3	V
Input voltage, low	V _{IL}	-1.0		0.8	-0.3		0.8	V
Supply voltage	V _{CC}	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	T _A	0		+70	0		+70	°C

AC Characteristics

Recommended operating conditions unless otherwise noted.

Parameter	Symbol	-50		-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating current, average	I _{CC1} (+5 V)		100		120		100		90	mA	RAS and CAS cycling;
	I _{CC1} (+3.3 V)						70		60	mA	t _{RC} = t _{RC} min; I _O = 0 mA (Note 5)
Operating current, RAS-only refresh cycle, average	I _{CC3} (+5 V)		100		120		100		90	mA	RAS cycling; CAS ≥ V _{IH} ;
	I _{CC3} (+3.3 V)						70		60	mA	t _{RC} = t _{RC} min; I _O = 0 mA (Note 5)
Operating current, fast-page cycle, average	I _{CC4} (+5 V)		90		90		80		70	mA	RAS ≤ V _{IL} ; CAS cycling;
	I _{CC4} (+3.3 V)						60		50	mA	t _{PC} = t _{PC} min; I _O = 0 mA (Note 5)
Operating current, CAS before RAS refresh cycle, average	I _{CC5} (+5 V)		100		120		100		90	mA	RAS cycling; CAS before
	I _{CC5} (+3.3 V)						70		60	mA	RAS; t _{RC} = t _{RC} min; I _O = 0 mA (Note 5)
Access time from column address	t _{AA}		25		30		35		40	ns	(Notes 3, 4, 7, 8, 11)
Access time from CAS precharge (rising edge)	t _{ACP}		30		35		40		45	ns	(Notes 3, 4, 7, 11)
Column address setup time	t _{ASC}	0	5	0	5	0	10	0	15	ns	(Note 9)
Row address setup time	t _{ASR}	0		0		0		0		ns	
Column address to WE delay time	t _{AWD}	50		50		55		65		ns	(Note 16)
Access time from CAS (falling edge)	t _{CAC}		15		15		20		20	ns	(Notes 3, 4, 7, 8, 11)
Column address hold time	t _{CAH}	15		15		15		15		ns	
CAS pulse width	t _{CAS}	15	10,000	15	10,000	20	10,000	20	10,000	ns	
CAS hold time for CAS before RAS refresh cycle	t _{CHR}	10		15		15		15		ns	



AC Characteristics (cont)

Parameter	Symbol	-50		-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS hold (CBR self-refresh)	t _{CHS}	-50		-50		-50		-50		ns	
CAS to output in low impedance	t _{CLZ}	0		0		0		0		ns	(Note 7)
CAS precharge time, fast-page cycle	t _{CP}	10	10	10	10	10	15	10	20	ns	(Note 9)
CAS precharge time, nonpage cycle	t _{CPN}	10		10		10		10		ns	
CAS to RAS precharge time	t _{CRP}	10		10		10		10		ns	(Note 12)
CAS hold time	t _{CSH}	50		60		70		80		ns	
CAS setup time for CAS before RAS refresh cycle	t _{CSR}	10		10		10		10		ns	
CAS to WE delay	t _{CWD}	40		40		40		45		ns	(Note 16)
Write command to CAS lead time	t _{CWL}	15		15		15		15		ns	
Data-in hold time	t _{DH}	10		15		15		15		ns	(Note 15)
Data-in setup time	t _{DS}	0		0		0		0		ns	(Note 15)
Access time from $\overline{OE}$	t _{OEA}		15		15		20		20	ns	(Notes 3, 4, 7, 8, 11)
$\overline{OE}$ delay data time	t _{OED}	15		15		15		20		ns	
$\overline{OE}$ command hold time	t _{OEH}	0		0		0		0		ns	
$\overline{OE}$ to inactive setup time	t _{OES}	0		0		0		0		ns	
Output turnoff delay from $\overline{OE}$	t _{OEZ}	0	15	0	15	0	15	0	20	ns	(Note 10)
Output buffer turnoff delay	t _{OFF}	0	15	0	15	0	15	0	20	ns	(Note 10)
$\overline{OE}$ to output in low-Z	t _{OLZ}	0		0		0		0		ns	(Notes 6, 7)
Fast-page cycle time	t _{PC}	35		40		45		50		ns	(Note 6)
Fast-page read-modify-write cycle time	t _{PRWC}	80		85		90		100		ns	(Note 6)
Access time from RAS	t _{RAC}		50		60		70		80	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	t _{RAD}	15	25	15	30	15	35	17	40	ns	(Note 9)
Row address hold time	t _{RAH}	10		10		10		12		ns	
Column address lead time referenced to RAS (rising edge)	t _{RAL}	25		30		35		40		ns	
RAS pulse width	t _{RAS}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS pulse width, fast-page cycle	t _{RASP}	50	125,000	60	125,000	70	125,000	80	125,000	ns	
RAS width (CBR self-refresh)	t _{RASS}	100		100		100		100		μs	

5d

μPD424400, 424400A/L, 42S4400A/L**NEC****AC Characteristics (cont)**

Parameter	Symbol	-50		-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	100		120		140		160		ns	(Note 6)
						130		150		ns	(Notes 6, 18)
RAS to CAS delay time	t _{RCD}	20	35	20	40	20	50	25	60	ns	(Notes 8, 9)
Read command hold time referenced to CAS	t _{RCH}	0		0		0		0		ns	(Note 13)
Read command setup time	t _{RCS}	0		0		0		0		ns	
Refresh period	t _{REF}		16		16		16		16	ms	Addresses A ₀ - A ₉ (Note 19)
RAS hold time from CAS precharge	t _{RHCP}	30		35		40		45		ns	
RAS precharge time	t _{RP}	40		40		60		70		ns	
						50		60		ns	(Note 18)
RAS precharge CAS hold time	t _{RPC}	10		10		10		10		ns	
RAS precharge (CBR self-refresh)	t _{RPS}	90		110		130		150		ns	
Read command hold time referenced to RAS	t _{RRH}	10		10		10		10		ns	(Note 13)
RAS hold time	t _{RSH}	15		15		20		20		ns	
Read-write cycle time	t _{RWC}	145		165		185		210		ns	(Note 6)
						175		200		ns	(Notes 6, 18)
RAS to WE delay	t _{RWD}	75		80		90		105		ns	(Note 16)
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Rise and fall transition time	t _T	3	50	3	50	3	50	3	50	ns	(Note 3)
Write command hold time	t _{WCH}	10		10		15		15		ns	(Note 14)
Write command setup time	t _{WCS}	0		0		0		0		ns	(Note 16)
WE hold time	t _{WHR}	15		15		15		15		ns	
Write command pulse width	t _{WP}	10		10		15		15		ns	(Note 14)
WE setup time	t _{WSR}	10		10		10		10		ns	



AC Characteristics

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μ s is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a RAS-only or CAS before RAS refresh cycle be executed while $WE \geq V_{IH}$ to ensure normal operation.
- (3) AC measurements assume $t_T = 5$ ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ($T_A = 0$ to $+70^\circ\text{C}$) is assured.
- (7) Load = 2 TTL (-1 mA, $+4$ mA) loads and 100 pF.
- (8) For random read cycles, access time is defined as follows.

Input Conditions	Access Time
$t_{RAD} \leq t_{RAD}(\text{max}), t_{RCD} \leq t_{RCD}(\text{max})$	t_{RAC}
$t_{RAD} \geq t_{RAD}(\text{max}), t_{ASC} \leq t_{ASC}(\text{max})$	t_{AA}
$t_{RAD} \geq t_{RAD}(\text{max}), t_{ASC} \geq t_{ASC}(\text{max})$	t_{CAC}

The above access times assume that $\overline{OE}$ has been active $t_{OEA}(\text{max})$ prior to when data is expected on the output.

- (9) $t_{RCD}(\text{max})$, $t_{RAD}(\text{max})$, $t_{ASC}(\text{max})$ and $t_{CP}(\text{max})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} , t_{CAC} , or t_{ACP}) is to be used for determining when output data will be available.
- (10) $t_{COFF}(\text{max})$ and $t_{CEZ}(\text{max})$ define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL} .


- (11) For fast-page read operation, access time is defined follows.


CAS and Column Address Input Conditions	Access Time
$t_{CP} \leq t_{CP}(\text{max}), t_{ASC} \geq t_{CP}$	t_{ACP}
$t_{CP} \leq t_{CP}(\text{max}), t_{ASC} \leq t_{CP}$	t_{AA}
$t_{CP} \geq t_{CP}(\text{max}), t_{ASC} \leq t_{ASC}(\text{max})$	t_{AA}
$t_{CP} \geq t_{CP}(\text{max}), t_{ASC} \geq t_{ASC}(\text{max})$	t_{CAC}


The above access times assume that $\overline{OE}$ has been active $t_{OEA}(\text{max})$ prior to when data is expected on the output.

- (12) The t_{CRP} requirement should be applicable for $\overline{RAS}/\overline{CAS}$ cycles preceded by any cycle.
- (13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (14) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (15) These parameters are referenced to the falling edge of $\overline{CAS}$ for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (16) t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.
- (17) A test mode may be initiated by executing a $\overline{CAS}$ before $\overline{RAS}$ refresh cycle with WE held at V_{IL} . This mode also may inadvertently be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while WE is held at V_{IH} , either a RAS-only or CAS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.
- (18) Applies to μ PD424400L and μ PD42S4400L.
- (19) 1024 refresh cycles must be performed within 16 ms before entering self-refresh and after exiting self-refresh.

5d


μPD424400, 424400A/L, 42S4400A/L**NEC****Timing Waveforms****Read Cycle**

NEC **μ PD424400, 424400A/L, 42S4400A/L****Timing Waveforms (cont)****Early Write Cycle****5d**


μPD424400, 424400A/L, 42S4400A/L**NEC****Timing Waveforms (cont)****Late Write Cycle**



Timing Waveforms (cont)

Read-Write/Read-Modify-Write Cycle

5d


μPD424400, 424400A/L, 42S4400A/L**NEC****Timing Waveforms (cont)****Fast-Page Read Cycle**




μPD424400, 424400A/L, 42S4400A/L

Timing Waveforms (cont)


Fast-Page Early Write Cycle



5d


μPD424400, 424400A/L, 42S4400A/L**NEC****Timing Waveforms (cont)****Fast-Page Late Write Cycle**

Fast-Page Read-Write/Read-Modify-Write Cycle



83YL-69R3U


5d

μPD424400, 424400A/L, 42S4400A/L**NEC****Timing Waveforms (cont)****Hidden Refresh Cycle**


83YB-67868

Timing Waveforms (cont)

RAS-Only Refresh Cycle



CAS Before RAS Refresh Cycle



5d

μ PD424400, 424400A/L, 42S4400A/L**NEC****Timing Waveforms (cont)****CBR Self-Refresh Cycle**