



## 8XC196KC/8XC196KC20 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

87C196KC—16 Kbytes of On-Chip OTPROM  
83C196KC—16 Kbytes ROM  
80C196KC—ROMless

- 16 and 20 MHz Available
- 488 Byte Register RAM
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- 1.4  $\mu$ s 16 x 16 Multiply (20 MHz)
- 2.4  $\mu$ s 32/16 Divide (20 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Extended Temperature Available
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- $\overline{\text{HOLD}}/\overline{\text{HLDA}}$  Bus Protocol
- OTPROM One-Time Programmable Version

The 80C196KC 16-bit microcontroller is a high performance member of the MCS<sup>®</sup> 96 microcontroller family. The 80C196KC is an enhanced 80C196KB device with 488 bytes RAM, 16 and 20 MHz operation and an optional 16 Kbytes of ROM/OTPROM. Intel's CHMOS III process provides a high performance processor along with low power consumption.

The 87C196KC is an 80C196KC with 16 Kbytes on-chip OTPROM. The 83C196KC is an 80C196KC with 16 Kbytes factory programmed ROM. In this document, the 80C196KC will refer to all products unless otherwise stated.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended (Express) temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.

See the Packaging information for extended temperature designators.

---




Figure 1. 8XC196KC Block Diagram





Figure 2. 8XC196KC New SFR Bit (CLKOUT Disable)

**PROCESS INFORMATION**

This device is manufactured on PX29.5 or PX29.9, a CHMOS III process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.



**Figure 3. The 8XC196KC Family Nomenclature**

**Table 1. Thermal Characteristics**

Package Type	$\theta_{ja}$	$\theta_{jc}$
PLCC	35°C/W	13°C/W
QFP	55°C/W	16°C/W
SQFP	TBD	TBD


All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

**Table 2. 8XC196KC Memory Map**

Description	Address
External Memory or I/O	0FFFFH 06000H
Internal ROM/OTPROM or External Memory (Determined by $\bar{E}A$ )	5FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/OTPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4	1FFFH 1FFE H
External Memory	1FFDH 0200H
488 Bytes Register RAM (Note 1)	01FFH 0018H
CPU SFR's (Notes 1, 3, 4)	0017H 0000H

**NOTES:**

- Code executed in locations 0000H to 01FFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196KC User's manual for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.



270942-2

Figure 4. 68-Lead PLCC Package




Figure 5. S8XC196KC 80-Pin QFP Package




Figure 6. 80-Pin SQFP Package

**PIN DESCRIPTIONS**

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (5V).
V <sub>SS</sub>	Digital circuit ground (0V). There are multiple V <sub>SS</sub> pins, all of which must be connected.
V <sub>REF</sub>	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V <sub>SS</sub> .
V <sub>PP</sub>	Timing pin for the return from powerdown circuit. This pin also supplies the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency.
RESET	Reset input and open drain output.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). EA equal high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip ROM/EPROM. EA equal to low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KC. Pins 2.6 and 2.7 are quasi-bidirectional.

**PIN DESCRIPTIONS** (Continued)

<b>Symbol</b>	<b>Name and Function</b>
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
$\overline{\text{HOLD}}$	Bus Hold input requesting control of the bus.
$\overline{\text{HLDA}}$	Bus Hold acknowledge output indicating release of the bus.
$\overline{\text{BREQ}}$	Bus Request output activated when the bus controller has a pending external memory cycle.
$\overline{\text{PMODE}}$	Determines the EPROM programming mode.
$\overline{\text{PACT}}$	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.
$\overline{\text{CPVER}}$	Cumulative Program Output Verification. Pin is high if all locations have programmed correctly since entering a programming mode.
$\overline{\text{PALE}}$	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
$\overline{\text{PROG}}$	A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave).
$\overline{\text{PVER}}$	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
$\overline{\text{AINC}}$	Auto Increment. Active low input signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.





**ELECTRICAL CHARACTERISTICS  
ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature	
Under Bias	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Voltage On Any Pin to V <sub>SS</sub>	−0.5V to +7.0V(1)
Voltage from $\bar{E}A$ or V <sub>PP</sub> to V <sub>SS</sub> or ANGND	+13.00V
Power Dissipation	1.5W(2)

NOTICE: This is a production data sheet. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. These are stress ratings only. Operation beyond the “Operating Conditions” is not recommended and extended exposure beyond the “Operating Conditions” may affect device reliability.*

**NOTE:**

1. This includes V<sub>PP</sub> and  $\bar{E}A$  on ROM or CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

**OPERATING CONDITIONS**

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature Under Bias <b>Commercial</b> Temp.	0	+70	°C
T <sub>A</sub>	Ambient Temperature Under Bias <b>Extended</b> Temp.	−40	+85	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.00	5.50	V
ANGND	Analog Ground Voltage	V <sub>SS</sub> − 0.4	V <sub>SS</sub> + 0.4	V(1)
F <sub>OSC</sub>	Oscillator Frequency ( <b>8XC196KC</b> )	8	16	MHz
F <sub>OSC</sub>	Oscillator Frequency ( <b>8XC196KC20</b> )	8	20	MHz

**NOTE:**

1. ANGND and V<sub>SS</sub> should be nominally at the same potential.

**DC CHARACTERISTICS** (Over Specified Operating Conditions)

Symbol	Description	Min	Typ	Max	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage	−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage (Note 1)	0.2 V <sub>CC</sub> + 1.0		V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage on XTAL 1	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>IH2</sub>	Input High Voltage on RESET	2.2		V <sub>CC</sub> + 0.5	V	
V <sub>HYS</sub>	Hysteresis on $\bar{R}ESET$	300			mV	V <sub>CC</sub> = 5.0V
V <sub>OL</sub>	Output Low Voltage			0.3 0.45 1.5	V V V	I <sub>OL</sub> = 200 μA I <sub>OL</sub> = 2.8 mA I <sub>OL</sub> = 7 mA
V <sub>OL1</sub>	Output Low Voltage in RESET on P2.5 (Note 2)			0.8	V	I <sub>OL</sub> = +0.4 mA
V <sub>OH</sub>	Output High Voltage (Standard Outputs)	V <sub>CC</sub> − 0.3 V <sub>CC</sub> − 0.7 V <sub>CC</sub> − 1.5			V V V	I <sub>OH</sub> = −200 μA I <sub>OH</sub> = −3.2 mA I <sub>OH</sub> = −7 mA

**DC CHARACTERISTICS** (Over Specified Operating Conditions) (Continued)

Symbol	Description	Min	Typ	Max	Units	Test Conditions
V <sub>OH1</sub>	Output High Voltage (Quasi-bidirectional Outputs)	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	I <sub>OH</sub> = -10 μA I <sub>OH</sub> = -30 μA I <sub>OH</sub> = -60 μA
I <sub>OH1</sub>	Logical 1 Output Current in Reset. on P2.0. Do not exceed this or device may enter test modes.	-0.8			mA	V <sub>IH</sub> = V <sub>CC</sub> - 1.5V
I <sub>IL2</sub>	Logical 0 Input Current in Reset on P2.0. Maximum current that must be sunk by external device to ensure test mode entry.			TBD	mA	V <sub>IN</sub> = 0.45V
I <sub>IH1</sub>	Logical 1 Input Current. Maximum current that external device must source to initiate NMI.			+200	μA	V <sub>IN</sub> = V <sub>CC</sub> = 2.4V
I <sub>LI</sub>	Input Leakage Current (Std. Inputs)			±10	μA	0 < V <sub>IN</sub> < V <sub>CC</sub> - 0.3V
I <sub>LI1</sub>	Input Leakage Current (Port 0)			±3	μA	0 < V <sub>IN</sub> < V <sub>REF</sub>
I <sub>TL</sub>	1 to 0 Transition Current (QBD Pins)			-650	μA	V <sub>IN</sub> = 2.0V
I <sub>IL</sub>	Logical 0 Input Current (QBD Pins)			-70	μA	V <sub>IN</sub> = 0.45V
I <sub>IL1</sub>	Ports 3 and 4 in Reset			-70	μA	V <sub>IN</sub> = 0.45V
I <sub>CC</sub>	Active Mode Current in Reset <b>(8XC196KC)</b>		65	75	mA	XTAL1 = 16 MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
I <sub>CC</sub>	Active Mode Current in Reset <b>(8XC196KC20)</b>		80	92	mA	XTAL1 = 20 MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
I <sub>IDLE</sub>	Idle Mode Current <b>(8XC196KC)</b>		17	25	mA	XTAL1 = 16 MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
I <sub>IDLE</sub>	Idle Mode Current <b>(8XC196KC20)</b>		21	30	mA	XTAL1 = 20 MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
I <sub>PD</sub>	Powerdown Mode Current		8	15	μA	V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
I <sub>REF</sub>	A/D Converter Reference Current		2	5	mA	V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
R <sub>RST</sub>	Reset Pullup Resistor	6K		65K	Ω	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 4.0V
C <sub>S</sub>	Pin Capacitance (Any Pin to V <sub>SS</sub> )			10	pF	

**NOTES:**

- All pins except RESET and XTAL1.
- Violating these specifications in Reset may cause the part to enter test modes.
- Commercial specifications apply to express parts except where noted.
- QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- Standard Outputs include ADO-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V<sub>OH</sub> specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- Maximum current per pin must be externally limited to the following values if V<sub>OL</sub> is held above 0.45V or V<sub>OH</sub> is held below V<sub>CC</sub> - 0.7V:
  - I<sub>OL</sub> on Output pins: 10 mA
  - I<sub>OH</sub> on quasi-bidirectional pins: self limiting
  - I<sub>OH</sub> on Standard Output pins: 10 mA
- Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.
- During normal (non-transient) conditions the following total current limits apply:
 

Port 1, P2.6	I <sub>OL</sub> : 29 mA	I <sub>OH</sub> is self limiting
HSO, P2.0, RXD, RESET	I <sub>OL</sub> : 29 mA	I <sub>OH</sub> : 26 mA
P2.5, P2.7, WR, BHE	I <sub>OL</sub> : 13 mA	I <sub>OH</sub> : 11 mA
ADO-AD15	I <sub>OL</sub> : 52 mA	I <sub>OH</sub> : 52 mA
RD, ALE, INST-CLKOUT	I <sub>OL</sub> : 13 mA	I <sub>OH</sub> : 13 mA




Figure 7. I<sub>CC</sub> and I<sub>IDLE</sub> vs Frequency

**AC CHARACTERISTICS**

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F<sub>OSC</sub> = 16 MHz

The system must meet these specifications to work with the 80C196KC:

Symbol	Description	Min	Max	Units	Notes
T <sub>AVYV</sub>	Address Valid to READY Setup		2 T <sub>OSC</sub> - 68	ns	
T <sub>YLYH</sub>	Non READY Time	No upper limit		ns	
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> - 30	ns	(Note 1)
T <sub>LLYX</sub>	READY Hold after ALE Low	T <sub>OSC</sub> - 15	2 T <sub>OSC</sub> - 40	ns	(Note 1)
T <sub>AVGV</sub>	Address Valid to Buswidth Setup		2 T <sub>OSC</sub> - 68	ns	
T <sub>CLGX</sub>	Buswidth Hold after CLKOUT Low	0		ns	
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3 T <sub>OSC</sub> - 55	ns	(Note 2)
T <sub>RLDV</sub>	$\overline{RD}$ Active to Input Data Valid		T <sub>OSC</sub> - 22	ns	(Note 2)
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> - 45	ns	
T <sub>RHDZ</sub>	End of $\overline{RD}$ to Input Data Float		T <sub>OSC</sub>	ns	
T <sub>RDX</sub>	Data Hold after $\overline{RD}$ Inactive	0		ns	

**NOTES:**

1. If max is exceeded, additional wait states will occur.
2. If wait states are used, add 2 T<sub>OSC</sub> \* N, where N = number of wait states.



**AC CHARACTERISTICS** (Continued)

For user over specified operating conditions.


Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns,  $F_{OSC} = 16$  MHz**The 80C196KC will meet these specifications:**

Symbol	Description	Min	Max	Units	Notes
$F_{XTAL}$	Frequency on XTAL1 ( <b>8XC196KC</b> )	8	16	MHz	(Note 1)
$F_{XTAL}$	Frequency on XTAL1 ( <b>8XC196KC20</b> )	8	20	MHz	(Note 1)
$T_{OSC}$	$1/F_{XTAL}$ ( <b>8XC196KC</b> )	62.5	125	ns	
$T_{OSC}$	$1/F_{XTAL}$ ( <b>8XC196KC20</b> )	50	125	ns	
$T_{XHCH}$	XTAL1 High to CLKOUT High or Low	+20	+110	ns	
$T_{CLCL}$	CLKOUT Cycle Time	$2 T_{OSC}$		ns	
$T_{CHCL}$	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	
$T_{CLLH}$	CLKOUT Falling Edge to ALE Rising	-5	+15	ns	
$T_{LLCH}$	ALE Falling Edge to CLKOUT Rising	-20	+15	ns	
$T_{LHLH}$	ALE Cycle Time	$4 T_{OSC}$		ns	(Note 4)
$T_{LHLL}$	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
$T_{AVLL}$	Address Setup to ALE Falling Edge	$T_{OSC} - 15$			
$T_{LLAX}$	Address Hold after ALE Falling Edge	$T_{OSC} - 35$		ns	
$T_{LLRL}$	ALE Falling Edge to $\overline{RD}$ Falling Edge	$T_{OSC} - 30$		ns	
$T_{RLCL}$	$\overline{RD}$ Low to CLKOUT Falling Edge	+4	+30	ns	
$T_{RLRH}$	$\overline{RD}$ Low Period	$T_{OSC} - 5$		ns	(Note 4)
$T_{RHLH}$	$\overline{RD}$ Rising Edge to ALE Rising Edge	$T_{OSC}$	$T_{OSC} + 25$	ns	(Note 2)
$T_{RLAZ}$	$\overline{RD}$ Low to Address Float		+5	ns	
$T_{LLWL}$	ALE Falling Edge to $\overline{WR}$ Falling Edge	$T_{OSC} - 10$		ns	
$T_{CLWL}$	CLKOUT Low to $\overline{WR}$ Falling Edge	0	+25	ns	
$T_{QVWH}$	Data Stable to $\overline{WR}$ Rising Edge	$T_{OSC} - 23$			(Note 4)
$T_{CHWH}$	CLKOUT High to $\overline{WR}$ Rising Edge	-5	+15	ns	
$T_{WLWH}$	$\overline{WR}$ Low Period	$T_{OSC} - 20$		ns	(Note 4)
$T_{WHQX}$	Data Hold after $\overline{WR}$ Rising Edge	$T_{OSC} - 25$		ns	
$T_{WHLH}$	$\overline{WR}$ Rising Edge to ALE Rising Edge	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	(Note 2)
$T_{WHBX}$	$\overline{BHE}$ , INST after $\overline{WR}$ Rising Edge	$T_{OSC} - 10$		ns	
$T_{WHAX}$	AD8-15 HOLD after $\overline{WR}$ Rising	$T_{OSC} - 30$		ns	(Note 3)
$T_{RHBX}$	$\overline{BHE}$ , INST after $\overline{RD}$ Rising Edge	$T_{OSC} - 10$		ns	
$T_{RHAX}$	AD8-15 HOLD after $\overline{RD}$ Rising	$T_{OSC} - 25$		ns	(Note 3)


**NOTES:**

1. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.
2. Assuming back-to-back bus cycles.
3. 8-Bit bus only.
4. If wait states are used, add  $2 T_{OSC} * N$ , where N = number of wait states.


**System Bus Timings**



**READY Timings (One Wait State)**



**Buswidth Timings**



**HOLD/HLDA Timings**

Symbol	Description	Min	Max	Units	Notes
T <sub>HVCH</sub>	$\overline{\text{HOLD}}$ Setup	+ 55		ns	(Note 1)
T <sub>CLHAL</sub>	CLKOUT Low to $\overline{\text{HLDA}}$ Low	- 15	+ 15	ns	
T <sub>CLBRL</sub>	CLKOUT Low to $\overline{\text{BREQ}}$ Low	- 15	+ 15	ns	
T <sub>HALAZ</sub>	$\overline{\text{HLDA}}$ Low to Address Float		+ 15	ns	
T <sub>HALBZ</sub>	$\overline{\text{HLDA}}$ Low to $\overline{\text{BHE}}$ , $\overline{\text{INST}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ Weakly Driven		+ 20	ns	
T <sub>CLHAH</sub>	CLKOUT Low to $\overline{\text{HLDA}}$ High	- 15	+ 15	ns	
T <sub>CLBRH</sub>	CLKOUT Low to $\overline{\text{BREQ}}$ High	- 15	+ 15	ns	
T <sub>HAHAX</sub>	$\overline{\text{HLDA}}$ High to Address No Longer Float	- 15		ns	
T <sub>HAHBV</sub>	$\overline{\text{HLDA}}$ High to $\overline{\text{BHE}}$ , $\overline{\text{INST}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ Valid	- 10	+ 15	ns	
T <sub>CLLH</sub>	CLKOUT Low to ALE High	- 5	+ 15	ns	


**NOTE:**

1. To guarantee recognition at next clock.

**DC SPECIFICATIONS IN HOLD**

Description	Min	Max	Units
Weak Pullups on $\overline{\text{ADV}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{WRL}}$ , $\overline{\text{BHE}}$	50K	250K	$V_{CC} = 5.5V, V_{IN} = 0.45V$
Weak Pulldowns on ALE, $\overline{\text{INST}}$	10K	50K	$V_{CC} = 5.5V, V_{IN} = 2.4$





**Maximum Hold Latency**

Bus Cycle Type	
Internal Execution	1.5 States
16-Bit External Execution	2.5 States
8-Bit External Execution	4.5 States

**EXTERNAL CLOCK DRIVE (8XC196KC)**

Symbol	Parameter	Min	Max	Units
1/T <sub>XLXL</sub>	Oscillator Frequency	8	16.0	MHz
T <sub>XLXL</sub>	Oscillator Period	62.5	125	ns
T <sub>XHXX</sub>	High Time	20		ns
T <sub>XLXX</sub>	Low Time	20		ns
T <sub>XLXH</sub>	Rise Time		10	ns
T <sub>XHXL</sub>	Fall Time		10	ns







**EXTERNAL CLOCK DRIVE (8XC196KC20)**

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	20.0	MHz
$T_{XLXL}$	Oscillator Period	50	125	ns
$T_{XHXX}$	High Time	17		ns
$T_{XLXX}$	Low Time	17		ns
$T_{XLXH}$	Rise Time		8	ns
$T_{XHXL}$	Fall Time		8	ns

**EXTERNAL CLOCK DRIVE WAVEFORMS**




**EXTERNAL CRYSTAL CONNECTIONS**




**NOTE:**  
Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and  $V_{SS}$ . When using crystals,  $C1 = C2 \approx 20$  pF. When using ceramic resonators, consult manufacturer for recommended circuitry.

**EXTERNAL CLOCK CONNECTIONS**




**NOTE:**  
\*Required if TTL driver used.  
Not needed if CMOS driver is used.

**AC TESTING INPUT, OUTPUT WAVEFORMS**



AC Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

**FLOAT WAVEFORMS**



For Timing Purposes a Port Pin is no Longer Floating when a 150 mV change from Load Voltage Occurs and Begins to Float when a 150 mV change from the Loaded  $V_{OH}/V_{OL}$  Level occurs;  $I_{OL}/I_{OH} = \pm 15$  mA.

**EXPLANATION OF AC SYMBOLS**

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

<b>Conditions:</b>	<b>Signals:</b>	L— ALE/ $\overline{ADV}$
H— High	A— Address	BR— $\overline{BREQ}$
L— Low	B— $\overline{BHE}$	R— $\overline{RD}$
V— Valid	C— CLKOUT	W— $\overline{WR}/\overline{WRH}/\overline{WRL}$
X— No Longer Valid	D— DATA	X— XTAL1
Z— Floating	G— Buswidth	Y— READY
	H— $\overline{HOLD}$	Q— Data Out
	HA— $\overline{HLDA}$	


**AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE**

**SERIAL PORT TIMING—SHIFT REGISTER MODE (MODE 0)**

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Period (BRR ≥ 8002H)	6 T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)	4 T <sub>OSC</sub> - 50	4 T <sub>OSC</sub> + 50	ns
T <sub>XLXL</sub>	Serial Port Clock Period (BRR = 8001H)	4 T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T <sub>OSC</sub> - 50	2 T <sub>OSC</sub> + 50	ns
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	2 T <sub>OSC</sub> - 50		ns
T <sub>XHQX</sub>	Output Data Hold after Clock Rising Edge	2 T <sub>OSC</sub> - 50		ns
T <sub>XHQV</sub>	Next Output Data Valid after Clock Rising Edge		2 T <sub>OSC</sub> + 50	ns
T <sub>DVXH</sub>	Input Data Setup to Clock Rising Edge	T <sub>OSC</sub> + 50		ns
T <sub>XHDX</sub>	Input Data Hold after Clock Rising Edge	0		ns
T <sub>XHQZ</sub>	Last Clock Rising to Output Float		1 T <sub>OSC</sub>	ns

**WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE**

**SERIAL PORT WAVEFORM—SHIFT REGISTER MODE (MODE 0)**



**A to D CHARACTERISTICS**

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of  $V_{REF}$ .

**10-BIT MODE A/D OPERATING CONDITIONS**

Symbol	Description	Min	Max	Units
$T_A$	Ambient Temperature <b>Commercial</b> Temp.	0	+70	°C
$T_A$	Ambient Temperature <b>Extended</b> Temp.	-40	+85	°C
$V_{CC}$	Digital Supply Voltage	4.50	5.50	V
$V_{REF}$	Analog Supply Voltage	4.00	5.50	V
$T_{SAM}$	Sample Time	1.0		$\mu\text{s}^{(1)}$
$T_{CONV}$	Conversion Time	10	20	$\mu\text{s}^{(1)}$
$F_{OSC}$	Oscillator Frequency ( <b>8XC196KC</b> )	8.0	16.0	MHz
$F_{OSC}$	Oscillator Frequency ( <b>8XC196KC20</b> )	8.0	20.0	MHz

**NOTE:**

ANGND and  $V_{SS}$  should nominally be at the same potential, 0.00V.

1. The value of AD\_TIME is selected to meet these specifications.

**10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)**

Parameter	Typical <sup>(1)</sup>	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	$\pm 3$	LSBs	
Full Scale Error	$0.25 \pm 0.5$			LSBs	
Zero Offset Error	$0.25 \pm 0.5$			LSBs	
Non-Linearity	$1.0 \pm 2.0$	0	$\pm 3$	LSBs	
Differential Non-Linearity Error		$> -1$	+2	LSBs	
Channel-to-Channel Matching	$\pm 0.1$	0	$\pm 1$	LSBs	
Repeatability	$\pm 0.25$			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	 0.009 0.009 0.009			 LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	1, 2
Feedthrough	-60			dB	1
$V_{CC}$ Power Supply Rejection	-60			dB	1
Input Series Resistance		750	1.2K	$\Omega$	4
Voltage on Analog Input Pin		ANGND - 0.5	$V_{REF} + 0.5$	V	5, 6
DC Input Leakage		0	$\pm 3.0$	$\mu\text{A}$	
Sampling Capacitor	3			pF	

**NOTES:**

\*An "LSB" as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. These values may be exceeded if the pin current is limited to  $\pm 2$  mA.
6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.
7. All conversions performed with processor in IDLE mode.

### 8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature <b>Commercial</b> Temp.	0	+70	°C
T <sub>A</sub>	Ambient Temperature <b>Extended</b> Temp.	-40	+85	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.00	5.50	V
T <sub>SAM</sub>	Sample Time	1.0		μs <sup>(1)</sup>
T <sub>CONV</sub>	Conversion Time	7	20	μs <sup>(1)</sup>
F <sub>OSC</sub>	Oscillator Frequency ( <b>8XC196KC</b> )	8.0	16.0	MHz
F <sub>OSC</sub>	Oscillator Frequency ( <b>8XC196KC20</b> )	8.0	20.0	MHz

**NOTE:**

ANGND and V<sub>SS</sub> should nominally be at the same potential, 0.00V.

1. The value of AD\_TIME is selected to meet these specifications.

### 8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical	Minimum	Maximum	Units*	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	±1	LSBs	
Full Scale Error	±0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±1	LSBs	
Differential Non-Linearity Error		> -1	+1	LSBs	
Channel-to-Channel Matching			±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.003 0.003 0.003			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V <sub>CC</sub> Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ωs	4
Voltage on Analog Input Pin		V <sub>SS</sub> - 0.5	V <sub>REF</sub> + 0.5	V	5, 6
DC Input Leakage		0	±3.0	μA	
Sampling Capacitor	3			pF	

**NOTES:**

\*An "LSB" as used here has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. These values may be exceeded if pin current is limited to ±2 mA.
6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.
7. All conversions performed with processor in IDLE mode.

**EPROM SPECIFICATIONS**
**OPERATING CONDITIONS DURING PROGRAMMING**

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature During Programming	20	30	C
V <sub>CC</sub>	Supply Voltage During Programming	4.5	5.5	V(1)
V <sub>REF</sub>	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V <sub>PP</sub>	Programming Voltage	12.25	12.75	V(2)
V <sub>EA</sub>	EA Pin Voltage	12.25	12.75	V(2)
F <sub>OSC</sub>	Oscillator Frequency During Auto and Slave Mode Programming	6.0	8.0	MHz
F <sub>OSC</sub>	Oscillator Frequency During Run-Time Programming ( <b>8XC196KC</b> )	6.0	16.0	MHz
F <sub>OSC</sub>	Oscillator Frequency During Run-Time Programming ( <b>8XC196KC20</b> )	6.0	20.0	MHz

**NOTES:**

1. V<sub>CC</sub> and V<sub>REF</sub> should nominally be at the same voltage during programming.
2. V<sub>PP</sub> and V<sub>EA</sub> must never exceed the maximum specification, or the device may be damaged.
3. V<sub>SS</sub> and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

**AC EPROM PROGRAMMING CHARACTERISTICS**

Symbol	Description	Min	Max	Units
T <sub>SHLL</sub>	Reset High to First $\overline{\text{PALE}}$ Low	1100		T <sub>OSC</sub>
T <sub>LLH</sub>	$\overline{\text{PALE}}$ Pulse Width	50		T <sub>OSC</sub>
T <sub>AVLL</sub>	Address Setup Time	0		T <sub>OSC</sub>
T <sub>LLAX</sub>	Address Hold Time	100		T <sub>OSC</sub>
T <sub>PLDV</sub>	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T <sub>OSC</sub>
T <sub>PHDX</sub>	Word Dump Data Hold		50	T <sub>OSC</sub>
T <sub>DVPL</sub>	Data Setup Time	0		T <sub>OSC</sub>
T <sub>PLDX</sub>	Data Hold Time	400		T <sub>OSC</sub>
T <sub>PLPH</sub> <sup>(1)</sup>	$\overline{\text{PROG}}$ Pulse Width	50		T <sub>OSC</sub>
T <sub>PHLL</sub>	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	220		T <sub>OSC</sub>
T <sub>LHPL</sub>	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T <sub>OSC</sub>
T <sub>PHPL</sub>	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	220		T <sub>OSC</sub>
T <sub>PHIL</sub>	$\overline{\text{PROG}}$ High to AINC Low	0		T <sub>OSC</sub>
T <sub>ILIH</sub>	$\overline{\text{AINC}}$ Pulse Width	240		T <sub>OSC</sub>
T <sub>ILVH</sub>	PVER Hold after $\overline{\text{AINC}}$ Low	50		T <sub>OSC</sub>
T <sub>ILPL</sub>	$\overline{\text{AINC}}$ Low to $\overline{\text{PROG}}$ Low	170		T <sub>OSC</sub>
T <sub>PHVL</sub>	$\overline{\text{PROG}}$ High to $\overline{\text{PVER}}$ Valid		220	T <sub>OSC</sub>

**NOTE:**

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm. See user's manual for further information.

**DC EPROM PROGRAMMING CHARACTERISTICS**


Symbol	Description	Min	Max	Units
$I_{PP}$	$V_{PP}$ Supply Current (When Programming)		100	mA

**NOTE:**


Do not apply  $V_{PP}$  until  $V_{CC}$  is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

**EPROM PROGRAMMING WAVEFORMS**


**SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE**



**SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT**



**SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT**



**8XC196KB TO 8XC196KC DESIGN CONSIDERATIONS**

1. Memory Map. The 8XC196KC has 512 bytes of RAM/SFRs and an optional 16K of ROM/OTPROM. The extra 256 bytes of RAM will reside in locations 100H–1FFH and the extra 8K of ROM/OTPROM will reside in locations 4000H–5FFFH. These locations are external memory on the 8XC196KB.
2. The CDE pin on the KB has become a  $V_{SS}$  pin on the KC to support 16/20 MHz operation.
3. EPROM programming. The 8XC196KC has a different programming algorithm to support 16K of on-board memory. When performing Run-Time Programming, use the section of code in the 8XC196KC User's Guide.

4. ONCE Mode Entry. The ONCE mode is entered on the 8XC196KC by driving the TXD pin low on the rising edge of RESET. The TXD pin is held high by a pullup that is specified by  $I_{OH1}$ . This Pullup must not be overridden or the 8XC196KC will enter the ONCE mode.
5. During the bus HOLD state, the 8XC196KC weakly holds  $\overline{RD}$ ,  $\overline{WR}$ , ALE,  $\overline{BHE}$  and INST in their inactive states. The 8XC196KB only holds ALE in its inactive state.
6. A RESET pulse from the 8XC196KC is 16 states rather than 4 states as on the 8XC196KB (i.e., a watchdog timer overflow). This provides a longer RESET pulse for other devices in the system.

**8XC196KC ERRATA**

1. Missed EXTINT on P0.7.  
The 80C196KC20 could possibly miss an EXTINT on P0.7. See techbit MC0893.
2. HSI\_MODE divide-by-eight.  
See Faxback #2192.
3. IPD hump.  
See Faxback #2311.

## DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a “H”, “L” or “M” at the end of the topside tracking number. The topside tracking number consists of nine characters and is the second line on the top side of the device. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are differences between the 270942-004 and 270942-005 datasheets:

1. Removed “Word Addressable Only” from Port 3 and 4 in Table 2.
2. Renamed PVAL to CPVER.
3. Removed  $T_{LLYV}$  and  $T_{LLGV}$  from the waveform diagrams.
4. Added HSI\_\_MODE divide-by-eight and IPD hump to 8XC196KC errata.

The following are important differences between the 270942-002 and 270942-004 data sheets:

1. NMI during PTS, QBD port glitch and Divide HOLD/READY erratas were fixed and have been removed from the data sheet. The HSI errata is also removed as this is now considered normal operation.
2. Combined 16 and 20 MHz data sheets. Data sheet 270924-001 (20 MHz) is now obsolete.
3. Added 80-lead SQFP package pinout.
4. Added documentation for CLKOUT disable bit.
5.  $\theta_{JA}$  for QFP package was changed to 55°C/W from 42°C/W.
6.  $\theta_{JC}$  for QFP package was changed to 16°C/W from TBD°C/W.
7.  $T_{SAM}$  (MIN) in 10-bit mode was changed to 1.0  $\mu$ s from 3.0  $\mu$ s.
8.  $T_{SAM}$  (MIN) in 8-bit mode was changed to 1.0  $\mu$ s from 2.0  $\mu$ s.
9.  $I_{IL1}$  specification for port 2.0 was renamed  $I_{IL2}$ .
10.  $I_{IL2}$  (MAX) is changed to TBD from – 6 mA.
11.  $I_{IH1}$  (MAX) is changed to +200  $\mu$ A from +100  $\mu$ A.
12.  $I_{IH1}$  test condition changes to  $V_{IN} = 2.4V$  from  $V_{IN} = 5.5V$ .
13.  $V_{HYS}$  is changed to 300 mV from 150 mV.
14.  $I_{CC}$  (TYP) at 16 MHz is changed to 65 mA from 50 mA.
15.  $I_{CC}$  (MAX) at 16 MHz is changed to 75 mA from 70 mA.
16.  $I_{CC}$  (TYP) at 20 MHz is changed to 80 mA from 60 mA.
17.  $I_{CC}$  (MAX) at 20 MHz is changed to 92 mA from 86 mA.
18.  $I_{IDLE}$  (TYP) at 16 MHz is changed to 17 mA from 15 mA.
19.  $I_{IDLE}$  (MAX) at 16 MHz is changed to 25 mA from 30 mA.
20.  $I_{IDLE}$  (TYP) at 20 MHz is changed to 21 mA from 15 mA.
21.  $I_{IDLE}$  (MAX) at 20 MHz is changed to 30 mA from 35 mA.
22.  $I_{PD}$  (TYP) at 16 MHz is changed to 8  $\mu$ A from 15  $\mu$ A.
23.  $I_{PD}$  (MAX) at 16 MHz is changed to 15  $\mu$ A from TBD.
24.  $I_{PD}$  (TYP) at 20 MHz is changed to 8  $\mu$ A from 18  $\mu$ A.
25.  $I_{PD}$  (MAX) at 20 MHz is changed to 15  $\mu$ A from TBD.
26.  $T_{CLDV}$  (MAX) is changed to  $T_{OSC} - 45$  ns from  $T_{OSC} - 50$  ns.
27.  $T_{LLAX}$  (MIN) is changed to  $T_{OSC} - 35$  ns from  $T_{OSC} - 40$  ns.
28.  $T_{CHWH}$  (MIN) is changed to – 5 ns from – 10 ns.
29.  $T_{RHAX}$  (MIN) is changed to  $T_{OSC} - 25$  ns from  $T_{OSC} - 30$  ns.
30.  $T_{HALAZ}$  (MAX) is changed to +15 ns from +10 ns.
31.  $T_{HALBZ}$  (MAX) is changed to +20 ns from +15 ns.





32.  $T_{HAHBV}$  (MAX) is now specified at + 15 ns, was formerly unspecified.
33. The  $T_{LLYV}$  and  $T_{LLGV}$  specifications were removed. These specifications are not required in high-speed systems designs.
34. Added EXTINT, P0.7 errata to Errata section.

The following are the important differences between the -001 and -002 versions of data sheet 270942.

1. Express and Commercial devices are combined into one data sheet. The Express only data sheet 270794-001 is obsolete.
2. Removed KB/KC feature set differences, pin definition table, and SFR locations and bitmaps.
3. Added programming pin function to package drawings and pin descriptions.
4. Changed absolute maximum temperature under bias from 0°C to + 70°C to - 55°C to + 125°C.
5. Replaced  $V_{OH2}$  specification with  $I_{OH1}$  and  $I_{IL1}$  specifications.
6. Added  $I_{IH1}$  specification for NMI pulldown resistors.
7. Added maximum hold latency table.
8. Added external oscillator and external clock circuit drawings.
9. Changed Clock Drive  $T_{XHXX}$  and  $T_{XLXX}$  Min spec to 20 ns.
10. Fixed Serial Port  $T_{XLXH}$  specification.
11. Added 8- and 10-bit mode A/D operating conditions tables.
12. Specified operating range for sample and convert times.
13. Added specification for voltage on analog input pin.
14. Put operating conditions for EPROM programming into tabular format.