**High Density** 

**UV Erasable** 

**Programmable** 

**Logic Device** 

#### **Features**

- Third Generation Programmable Logic Structure Easily Achieves Gate Utilization Factors of 80 Percent
- Increased Logic Flexibility
- 86 Inputs and 72 Sum Terms
- Flexible Output Macrocell

48 Flip-Flops - 2 per Macrocell

3 Sum Terms - Can Be OR'ed and Shared

- **High Speed**
- Low Power Less than 0.5 mA Typical (ATV2500L)
- Multiple Feedback Paths Provide for Buried State Machines and I/O Bus Compatibility
- **Asynchronous Clocks and Resets**


Multiple Synchronous Presets - One per Four or Eight Flip-Flops

Proven and Reliable High Speed CMOS EPROM Process 2000 V ESD Protection

200 mA Latchup Immunity

- Reprogrammable Tested 100% for Programmability
- 40-pin Dual-In-line and 44-Lead Surface Mount Packages

**Block Diagram** 



#### Description


The ATV2500H/L is the most powerful programmable logic device available in a 40-pin package. Increased product terms, sum terms, and flip-flops translate into many more usable gates. High gate utilization is easily obtainable.

The ATV2500H/L is organized around a global bus. All pin and feedback terms are always available to every logic cell. Each of the 38 logic pins and their complements are array inputs, as well as the true and false outputs of each of the 48 flip-flops.

There are 416 product terms available. Four product terms are input to each sum term. The three sum terms per logic cell can be combined to provide up to 12 product terms, combinatorial and registered. Independent of output configuration, the two flip-flops are always usable, and always have at least four product term inputs.

Product terms are available providing asynchronous resets, flip-flop clocks, and output enables. One reset and one clock term are provided per flip-flop, with one enable term per output. Eight product terms provide local synchronous presets, divided up into banks of four and eight flip-flops. Register preload and buried register observability simplify testing. The device has an internal power up clear function

| Pin Co    | ntigurations              | VO0 =                     | 5 IN<br>6 1/06         |
|-----------|---------------------------|---------------------------|------------------------|
| Pin Name  | Function                  | VO2 C                     | 5 VO7<br>5 VO8         |
| !N        | Logic Inputs              | VO4 □<br>VO5 □            | D 1/O10                |
| 1/0       | Bidirectional Buffers     | Vcc   10<br>VO17          | 30 D GND               |
| I/O,0,2,4 | "Even" I/O Buffers        | VO16 C                    | D VO23                 |
| I/O,1,3,5 | "Odd" I/O Buffers         | VO14 E                    | 0 VO21                 |
| *         | No Internal<br>Connection | VO12 II<br>IN II<br>IN II | 1/019<br>1/018<br>1 IN |
| Vcc       | +5 V Supply               | IN □ 20                   | 21 5 IN                |



\* = No Connect




1-133

1074177 0007259 5T2 **==** 



## Functional Logic Diagram ATV2500H/L



1-134 ATV2500H/L

**1**074177 0007260 214 **=** 

### **Functional Logic Diagram Description**

The ATV2500H/L Functional Logic Diagram describes the interconnections between the input, feedback pins and logic cells. All interconnections are routed through the global bus.

The ATV2500H/L is a straightforward and uniform PLD. The 24 macrocells are numbered 0 through 23. Each macrocell contains 17 AND gates. All AND gates have 172 inputs. The five lower product terms provide ARI, CK1, CK2, AR2, and OE. These are: one asynchronous reset and clock per flip-flop, and an output enable. The top 12 product terms are grouped into three sum terms, which are used as shown in the macrocell diagrams.

Eight synchronous preset terms are distributed in a 2/4 pattern. The first four macrocells share Preset 0, the next two share Preset 1, and so on, ending with the last two macrocells sharing Preset 7.

The 14 dedicated inputs and their complements use the numbered positions in the global bus as shown. Each macrocell provides six inputs to the global bus: (left to right) flip-flop Q2 true and false, flip-flop Q1 true and false, and the pin true and false. The positions occupied by these signals in the global bus are the six numbers in the bus diagram next to each macrocell.

### **Absolute Maximum Ratings\***

| Temperature Under Bias55°C to +125°C<br>Storage Temperature65°C to +150°C                            |
|--|
| Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V <sup>(1)</sup>                              |
| Voltage on Input Pins<br>with Respect to Ground<br>During Programming2.0 V to +14.0 V <sup>(1)</sup> |
| Programming Voltage with Respect to Ground2.0 V to +14.0 V <sup>(1)</sup>                            |
| Integrated UV Erase Dose7258 W-sec/cm <sup>2</sup>   |

<sup>\*</sup>NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### Note:

 Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub>+0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.






## Output Logic, Registered (1)



## Output Logic, Combinatorial (1)



Note: 1. These diagrams shows equivalent logic functions, not necessarily the actual circuit implementation.

|    |    |    | Terr | ns in            |                      |
|----|----|----|------|------------------|----------------------|
| S2 | S1 | S0 | D1   | D2               | Output Configuration |
| 0  | 0  | 0  | 8    | 4                | Registered (Q1)      |
| 0  | 1  | 0  | 12   | 4 <sup>(1)</sup> | Registered (Q1)      |

Note: 1. These 4 terms are shared with D1.

|    | -  |    | Terms In         |      |                          |
|----|----|----|------------------|------|--------------------------|
| S2 | S1 | SO | D1               | D2   | Output Configuration     |
| 1  | 0  | 0  | 4 <sup>(1)</sup> | 4    | Combinatorial (8 Terms)  |
| 1  | 0  | 1  | 4                | 4    | Combinatorial (4 Terms)  |
| 1  | 1  | 0  | 4 <sup>(1)</sup> | 4(1) | Combinatorial (12 Terms) |

Note: 1. These 4 terms are shared with D1.

| S3 | Output Configuration |  |
|----|----------------------|--|
| 0  | Active Low           |  |
| 1  | Active High          |  |

| S3 | Output Configuration |
|----|----------------------|
| 0  | Active Low           |
| 1  | Active High          |

## D.C. and A.C. Operating Conditions

|                    |      | ATV2500H-25   | ATV2500H/L-30 | ATV2500H/L-35 | ATV2500L-40   |
|--------------------|------|---------------|---------------|---------------|---------------|
| Operating          | Com. | 0°C - 70°C    | 0°C - 70°C    | 0°C - 70°C    | 0°C - 70°C    |
| Temperature (Case) | Ind. | -40°C - 85°C  | -40°C - 85°C  | -40°C - 85°C  | -40°C - 85°C  |
| (Case)             | Mil. | -55°C - 125°C | -55°C - 125°C | -55°C - 125°C | -55°C - 125°C |
| Vcc Power Supply   |      | 5 V ± 10%     |

ATV2500H/L \_\_\_\_

**■** 1074177 0007262 097 **■** 

#### **D.C. Characteristics**

| Symbol             | Parameter                       | Condition  |   |           | Min     | Тур               | Max                   | Units      |
|--------------------|---------------------------------|--|---|-----------|---------|-------------------|-----------------------|------------|
| lu                 | Input Load Current              | V <sub>IN</sub> = -0.1 V to V <sub>CC</sub> +1 V                   |   |           |         |                   | 10                    | μ <b>A</b> |
| lLO                | Output Leakage<br>Current       | V <sub>OUT</sub> = -0.1 V to V <sub>O</sub>                        | V <sub>OUT</sub> = -0.1 V to V <sub>CC</sub> +0.1 V |           |         |                   | 10                    | μА         |
|                    |                                 |  | ATV2500L  | Com.      |         | 0.5               | 5                     | mA         |
| Icc                | Power Supply                    | V <sub>CC</sub> = MAX,<br>V <sub>IN</sub> = GND or V <sub>CC</sub> | A1 V2500L   | Ind.,Mil. |         | 0.5               | 10                    | mA         |
| 100                | Current                         | Outputs Open   | ATV/2500H   | Com.      |         | 80                | 160                   | mA         |
| į                  | !                               |  | ATV2500H  | Ind.,Mil. |         | 80                | 180                   | mA         |
|                    | Clocked Power                   | Vcc = MAX  |   | Com.      |         | 15 <sup>(2)</sup> |                       | mA/MHz     |
| lcc2               | Supply Current (ATV2500L)       | Outputs Open   |   | Ind.,Mil. |         | 15 <sup>(2)</sup> |                       | mA/MHz     |
| los <sup>(1)</sup> | Output Short<br>Circuit Current | V <sub>OUT</sub> = 0.5 V   |   |           |         |                   | -90                   | mA         |
| VIL                | Input Low Voltage               |  |   |           | -0.6    |                   | 0.8                   | ٧          |
| ViH                | Input High Voltage              |  |   |           | 2.0     |                   | V <sub>CC</sub> +0.75 | V          |
| VoL                | Output Low Voltage              | VIN = VIH or VIL,<br>IOL = 8 mA Com, Inc                           | d; 6 mA Mil.  |           |         |                   | 0.5                   | ٧          |
|                    | C. A. A. I. limb. Voltage       | loн = -100 μA  |   |           | Vcc-0.3 |                   |                       | ٧          |
| Vон                | Output High Voltage             | I <sub>OH</sub> = -4.0 mA  |   |           | 2.4     |                   |                       | ٧          |

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. This parameter is only sampled and is not 100% tested. See Absolute Maximum Ratings.

2. See ICC vs. Frequency characterization curves.

**Pin Capacitance**  $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$ 


|      | Тур | Max | Units | Conditions             |
|------|-----|-----|-------|------------------------|
| Cin  | 4   | 6   | pF    | V <sub>1N</sub> = 0 V  |
| Cout | 8   | 12  | pF    | V <sub>OUT</sub> = 0 V |

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





#### A.C. Waveforms (1)



Note: 1. Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.

#### A.C. Characteristics for the ATV2500L

|                 |   | ATV2500L-30 |     | ATV2500L-35 |     | ATV2500L-40 |     |       |
|-----------------|---|-------------|-----|-------------|-----|-------------|-----|-------|
| Symbol          | Parameter   | Min         | Max | Min         | Max | Min         | Max | Units |
| tPD             | Input or Feedback to<br>Non-Registered Output       |             | 30  |             | 35  |             | 40  | ns    |
| tea             | Input to Output Enable                              |             | 30  |             | 35  |             | 40  | ns    |
| ten             | Input to Output Disable                             |             | 30  |             | 35  |             | 40  | ns    |
| tco             | Clock to Output                                     | 5           | 30  | 5           | 35  | 5           | 40  | ns    |
| tor             | Clock to Feedback                                   | 10          | 20  | 15          | 20  | 15          | 22  | ns    |
| tsı1            | Input Setup Time, Output Register                   | 20          |     | 22          |     | 25          |     | ns    |
| tsı2            | Input Setup<br>Time, Buried Register <sup>(1)</sup> | 20          |     | 22          |     | 25          |     | ns    |
| tsF             | Feedback Setup Time                                 | 10          |     | 15          |     | 18          |     | ns    |
| t <sub>H1</sub> | Hold Time, Output Register                          | 10          |     | 15          |     | 15          |     | ns    |
| t <sub>H2</sub> | Hold Time, Buried Register <sup>(1)</sup>           | 5           |     | 5           |     | 5           |     | ns    |
| tw              | Clock Width   | 15          | -   | 17          |     | 19          |     | ns    |
| tp              | Clock Period  | 30          |     | 35          |     | 40          |     | ns    |
| FMAX            | Maximum Frequency (1/tp)                            |             | 33  |             | 28  |             | 25  | MHz   |
| taw             | Asynchronous Reset Width                            | 18          |     | 20          |     | 22          |     | ns    |
| tar             | Asynchronous Reset Recovery Time                    | 18          |     | 20          |     | 22          |     | ns    |
| tap             | Asynchronous Reset to<br>Registered Output Reset    |             | 30  |             | 35  |             | 40  | ns    |

Note: 1. Buried registers include all 24 Q2 registers and any of the 24 Q1 registers in macrocells configured as combinatorial.

1-138 ATV2500H/L


📟 1074177 0007264 96T 📟

### A.C. Characteristics for the ATV2500H

|                 |   | ATV2500H-25 |     | ATV2500H-30 |     | ATV2500H-35 |     |       |
|-----------------|---|-------------|-----|-------------|-----|-------------|-----|-------|
| Symbol          | Parameter   | Min         | Max | Min         | Мах | Min         | Max | Units |
| tPD             | Input or Feedback to<br>Non-Registered Output       |             | 25  |             | 30  |             | 35  | ns    |
| tEA             | Input to Output Enable                              |             | 25  |             | 30  |             | 35  | ns    |
| ter             | Input to Output Disable                             |             | 25  |             | 30  |             | 35  | ns    |
| tco             | Clock to Output                                     | 10          | 25  | 12          | 30  | 15          | 35  | ns    |
| tcF             | Clock to Feedback                                   | 10          | 18  | 12          | 20  | 15          | 20  | ns    |
| tsı1            | Input Setup<br>Time, Output Register                | 10          |     | 12          |     | 15          |     | ns    |
| tsı2            | Input Setup<br>Time, Buried Register <sup>(1)</sup> | 5           |     | 5           |     | 5           |     | ns    |
| tsF             | Feedback Setup Time                                 | 7           |     | 10          |     | 15          |     | ns    |
| t <sub>H1</sub> | Hold Time   | 5           |     | 5           |     | 5           |     | ns    |
| tw              | Clock Width   | 10          |     | 12          |     | 15          |     | ns    |
| tp              | Clock Period  | 25          |     | 30          |     | 35          |     | ns    |
| FMAX            | Maximum Frequency (1/tp)                            |             | 40  |             | 33  |             | 28  | MHz   |
| taw             | Asynchronous Reset<br>Width                         | 15          |     | 18          |     | 20          |     | ns    |
| tar             | Asynchronous Reset<br>Recovery Time                 | 15          |     | 18          |     | 20          |     | ns    |
| <b>t</b> AP     | Asynchronous Reset to<br>Registered Output Reset    |             | 25  |             | 30  |             | 35  | ns    |


Note: 1. Buried registers include all 24 Q2 registers and any of the 24 Q1 registers in macrocells configured as combinatorial.

# Input Test Waveforms and Measurement Levels



tR, tF < 5 ns (10% to 90%)

## **Output Test Load**








### Preload and Observability of Registered Outputs

The ATV2500H/L's registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A V<sub>III</sub> level on the Odd I/O pins will force the appropriate register high; a V<sub>II.</sub> will force it low, independent of the polarity or other configuration bit settings.

The preload state is entered by placing an 11 V to 14 V signal on pin 38 on the DIP and pin 42 on the SMP. When the clock

term is pulsed high, (pin 21 on the DIP, pin 23 on the SMP) the data on the I/O pins is placed into the 12 registers chosen by the Q select and even/odd select pins.

Register 2 observability mode is entered by placing an 11 V to 14 V signal on pin 2 (DIP or SMP). In this mode, the contents of the buried register bank will appear on the associated outputs when the OE control signals are active.




| Level forced on<br>Odd I/O pin during<br>preload cycle. | Q Select<br>pin<br>state | Even/<br>Odd<br>select | Even Q1<br>state after<br>cycle | Even Q2<br>state after<br>cycle | Odd Q1<br>state after<br>cycle | Odd Q2<br>state after<br>cycle |
|---|--------------------------|------------------------|---------------------------------|---------------------------------|--------------------------------|--------------------------------|
| VIH   | Low                      | Low                    | High                            | Х                               | Х                              | X                              |
| V <sub>IL</sub>   | Low                      | Low                    | Low                             | Х                               | Х                              | Х                              |
| V <sub>IH</sub>   | High                     | Low                    | ×                               | High                            | Х                              | Х                              |
| VIL   | High                     | Low                    | x                               | Low                             | Х                              | Х                              |
| ViH   | Low                      | High                   | X                               | х                               | High                           | Х                              |
| VIL   | Low                      | High                   | х                               | Х                               | Low                            | Х                              |
| ViH   | High                     | High                   | х                               | Х                               | Х                              | High                           |
| VIL   | High                     | High                   | х                               | Х                               | Х                              | Low                            |

## **Power Up Reset**

The registers in the ATV2500H/L are designed to reset during power up. At a point delayed slightly from  $V_{CC}$  crossing 3.8 V, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how Vcc actually rises in the system, the following conditions are required:

- 1) The VCC rise must be monotonic,
- 2) After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
- 3) The signals from which the clock is derived must remain stable during tpp.



| Parameter | Description            | Min | Тур | Max  | Units |
|-----------|------------------------|-----|-----|------|-------|
| tpR       | Power-Up<br>Reset Time |     | 600 | 1000 | ns    |

1-140 ATV2500H/L =

■ 1074177 0007266 732 **■** 

#### **Security Fuse Usage**

A single fuse is provided to prevent unauthorized copying of the ATV2500H/L fuse patterns. Once programmed, the outputs will read programmed during verify. The security fuse should be programmed last, as its effect is immediate.

The security fuse also inhibits preload and Q2 observability.

#### **Atmel CMOS PLDs**

Atmel's Erasable Programmable Logic Devices utilize an advanced 1.25-micron CMOS EPROM technology. This technology's state of the art features are the optimum combination for PLDs:

- CMOS technology provides high speed, low power, and high noise immunity.
- EPROM technology is the most cost effective method for producing PLDs - surpassing bipolar fusible link technology in low cost, while providing the necessary reprogrammability.
- EPROM reprogrammability, which is 100% tested before shipment, provides inherently better programmability and reliability than one-time fusible PLDs.
- Atmel's EPROM process has proven extremely reliable in the volume production of a full line of advanced EPROM memory products, from 64K to one-megabit devices.

#### Using the ATV2500H/L's Many Advanced Features

The ATV2500H/L's flexibility puts more <u>usable</u> gates in 40 pins than other PLDs. Some of the ATV2500H/L's key features are:

· Asynchronous Clocks -

Each of the flip-flops in the ATV2500H/L has a dedicated product term driving the clock. The user is no longer constrained to using one clock for all the registers. Buried state machines, counters, and registers can all coexist in one device, while running on separate clocks. The ATV2500H/L clock period matches that of similar synchronous devices.

A Total of 48 Registers -

The ATV2500H/L provides two flip-flops for each output macrocell - a total of 48. Each register has its own clock and reset product terms, as well as its own sum term.

· Independent I/O Pin and Feedback Paths -

Each I/O pin on the ATV2500/H has a dedicated input path. Each of the 48 registers has individual feedback terms into the array. This feature, combined with individual product terms for each I/O's output enable, facilitates designs using bi-directional I/O buses.

Three Sum Terms per Macrocell -

The ATV2500H/L macrocell can be configured with one SUM term feeding the output, and still have two SUM terms feeding the flip-flops. This is the simplest method for interfacing with an I/O bus, and no flip-flops need be sacrificed.

Combinable Sum Terms -

Each output macrocell's three SUM terms can be combined in an OR gate before the output or the register. This provides up to 12 product terms per output or flip-flop. When the registered output configuration is chosen, eight terms are automatically available to D1. The four terms feeding D2 can also be shared with D1, giving it a total of 12. In the combinatorial mode, four, eight, or 12 terms can feed the output, with the middle four still driving D1 and the bottom four still driving D2.

#### **Programming Software Support**


Software which is capable of transforming Boolean equations, state machine descriptions and truth tables into JEDEC files for the ATV2500H/L is currently available from several PLD software vendors. Please refer to the *Programmable Logic Development Tools* section for a complete listing of the PLD software support.


#### **Erasure Characteristics**

The entire memory array of an ATV2500H/L is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using  $12,000~\mu W/cm^2$  intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.












## SUPPLY CURRENT vs. SUPPLY VOLTAGE




#### **OUTPUT SINK CURRENT**




#### **OUTPUT SOURCE CURRENT**




#### NORMALIZED ICC vs. AMBIENT TEMP.




#### SUPPLY CURRENT vs. SUPPLY VOLTAGE



#### **OUTPUT SINK CURRENT**





#### OUTPUT SOURCE CURRENT





ATV2500H/L


**1** 1074177 0007268 505 **1** 













#### DELTA TPD vs. OUTPUT LOADING



#### DELTA TCO vs. OUTPUT LOADING





## **Ordering Information**

| t <sub>PD</sub><br>(ns) | tco<br>(ns) | fmax<br>(MHz) | Ordering Code   | Package                               | Operation Range   |
|-------------------------|-------------|---------------|---|---------------------------------------|---|
| 25                      | 25          | 40            | ATV2500H-25DC<br>ATV2500H-25JC<br>ATV2500H-25KC<br>ATV2500H-25LC<br>ATV2500H-25PC | 40DW6<br>44J<br>44KW<br>44LW<br>40P6  | Commercial<br>(0°C to 70°C)                                   |
|                         |             |               | ATV2500H-25DI<br>ATV2500H-25JI<br>ATV2500H-25KI<br>ATV2500H-25LI<br>ATV2500H-25PI | 40DW6<br>44J<br>44KW<br>44LW<br>40P6  | Industrial<br>(-40°C to 85°C)                                 |
|                         |             |               | ATV2500H-25DM<br>ATV2500H-25KM<br>ATV2500H-25LM                                   | 40DW6<br>44KW<br>44LW                 | Military<br>(-55°C to 125°C)                                  |
|                         |             |               | ATV2500H-25DM/883<br>ATV2500H-25KM/883<br>ATV2500H-25LM/883                       | 40DW6<br>44KW<br>44LW                 | Military/883C<br>(-55°C to 125°C)<br>Class B, Fully Compliant |
| 30                      | 30          | 33            | ATV2500H-30DC<br>ATV2500H-30JC<br>ATV2500H-30KC<br>ATV2500H-30LC<br>ATV2500H-30PC | 40DW6<br>44J<br>44KW<br>44LW<br>40P6  | Commercial<br>(0°C to 70°C)                                   |
|                         | -           |               | ATV2500H-30DI<br>ATV2500H-30JI<br>ATV2500H-30KI<br>ATV2500H-30LI<br>ATV2500H-30PI | 40DW6<br>44J<br>44KW<br>44LW<br>40P6  | Industrial<br>(-40°C to 85°C)                                 |
|                         |             |               | ATV2500H-30DM<br>ATV2500H-30KM<br>ATV2500H-30LM                                   | 40DW6<br>44KW<br>44LW                 | Military<br>(-55°C to 125°C)                                  |
|                         |             |               | ATV2500H-30DM/883<br>ATV2500H-30KM/883<br>ATV2500H-30LM/883                       | 40DW6<br>44KW<br>44LW                 | Military/883C<br>(-55°C to 125°C)<br>Class B, Fully Compliant |
| 35                      | 35          | 28            | ATV2500H-35DC<br>ATV2500H-35JC<br>ATV2500H-35KC<br>ATV2500H-35LC<br>ATV2500H-35PC | 40DW6<br>44.j<br>44KW<br>44LW<br>40P6 | Commercial<br>(0°C to 70°C)                                   |
|                         |             |               | ATV2500H-35DI<br>ATV2500H-35JI<br>ATV2500H-35KI<br>ATV2500H-35LI<br>ATV2500H-35PI | 40DW6<br>44J<br>44KW<br>44LW<br>40P6  | Industrial<br>(-40°C to 85°C)                                 |
|                         |             |               | ATV2500H-35DM<br>ATV2500H-35KM<br>ATV2500H-35LM                                   | 40DW6<br>44KW<br>44LW                 | Military<br>(-55°C to 125°C)                                  |
|                         |             |               | ATV2500H-35DM/883<br>ATV2500H-35KM/883<br>ATV2500H-35LM/883                       | 40DW6<br>44KW<br>44LW                 | Military/883C<br>(-55°C to 125°C)<br>Class B, Fully Compliant |

1-144 ATV2500H/L

**■** 1074177 0007270 163 **■** 

## **Ordering Information**

| tpD<br>(ns) | tco<br>(ns) | fmax<br>(MHz) | Ordering Code   | Package               | Operation Range   |
|-------------|-------------|---------------|---|-----------------------|---|
| 25          | 25          | 40            | 5962-91545 02M QX<br>5962-91545 02M XX<br>5962-91545 02M YX | 40DW6<br>44LW<br>44KW | Military/833C<br>(-55°C to 125°C)<br>Class B, Fully Compliant |
| 30          | 30          | 33            | 5962-91545 01M QX<br>5962-91545 01M XX<br>5962-91545 01M YX | 40DW6<br>44LW<br>44KW | Military/833C<br>(-55°C to 125°C)<br>Class B, Fully Compliant |





## **Ordering Information**

| tpD<br>(ns) | tco<br>(ns) | fmax<br>(MHz) | Ordering Code   | Package                              | Operation Range   |
|-------------|-------------|---------------|---|--------------------------------------|---|
| 30          | 30          | 33            | ATV2500L-30DC<br>ATV2500L-30JC<br>ATV2500L-30KC<br>ATV2500L-30LC<br>ATV2500L-30PC | 40DW6<br>44J<br>44KW<br>44LW<br>40P6 | Commercial<br>(0°C to 70°C)                                   |
|             | -           |               | ATV2500L-30DI<br>ATV2500L-30JI<br>ATV2500L-30KI<br>ATV2500L-30LI<br>ATV2500L-30PI | 40DW6<br>44J<br>44KW<br>44LW<br>40P6 | Industrial<br>(-40°C to 85°C)                                 |
|             |             |               | ATV2500L-30DM<br>ATV2500L-30KM<br>ATV2500L-30LM                                   | 40DW6<br>44KW<br>44LW                | Military<br>(-55°C to 125°C)                                  |
|             |             |               | ATV2500L-30DM/883<br>ATV2500L-30KM/883<br>ATV2500L-30LM/883                       | 40DW6<br>44KW<br>44LW                | Military<br>(-55°C to 125°C)<br>Class B, Fully Compliant      |
| 35          | 35          | 28            | ATV2500L-35DC<br>ATV2500L-35JC<br>ATV2500L-35KC<br>ATV2500L-35LC<br>ATV2500L-35PC | 40DW6<br>44J<br>44KW<br>44LW<br>40P6 | Commercial<br>(0°C to 70°C)                                   |
|             |             |               | ATV2500L-35DI<br>ATV2500L-35JI<br>ATV2500L-35KI<br>ATV2500L-35LI<br>ATV2500L-35PI | 40DW6<br>44J<br>44KW<br>44LW<br>40P6 | Industrial<br>(-40°C to 85°C)                                 |
|             |             |               | ATV2500L-35DM<br>ATV2500L-35KM<br>ATV2500L-35LM                                   | 40DW6<br>44KW<br>44LW                | Military<br>(-55°C to 125°C)                                  |
|             |             |               | ATV2500L-35DM/883<br>ATV2500L-35KM/883<br>ATV2500L-35LM/883                       | 40DW6<br>44KW<br>44LW                | Military<br>(-55°C to 125°C)<br>Class B, Fully Compliant      |
| 30          | 30          | 33            | 5962-91545 03M QX<br>5962-91545 03M XX<br>5962-91545 03M YX                       | 40DW6<br>44LW<br>44KW                | Military/833C<br>(-55°C to 125°C)<br>Class B, Fully Compliant |

| Package Type |   |  |  |
|--------------|---|--|--|
| 40DW6        | 40 Lead, 0.600" Wide Windowed, Ceramic Dual Inline Package (Cerdip) |  |  |
| 44J          | 44 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)                   |  |  |
| 44KW         | 44 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)             |  |  |
| 44LW         | 44 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)               |  |  |
| 40P6         | 40 Lead, 0.600" Wide Plastic Dual Inline Package OTP (PDIP)         |  |  |

## -146 ATV2500H/L

■ 1074177 0007272 T36 **■**