ADVANCE INFORMATION

March 1994

NM28F040 4,194,304-Bit (512k imes 8) CMOS FLASH

General Description

The NM28F040 is a 4,194,304-bit FLASH Electrically Erasable and Programmable Non-volatile Memory device. The NM28F040 features a single command for Read, Auto Chip Erase, Auto Block Erase, and Auto Program/Verify to allow ease of use for on-board programming.


The NM28F040 is ideally suited for applications such as firmware storage, BIOS, engine control modes, and wireless communication where EPROM has been used in the past. The 16 kbyte sector size allows for easier management of code blocks.

The NM28F040 is available in either a 32-pin plastic DIP, SOP, or forward and reverse bend TSOP packages to suit a variety of design applications.

Features

- Power supply: $V_{PP} = 12V \pm 0.6V$, $V_{CC} = 5V \pm 0.25V$
- Mode: Read/Reset, Auto Program (byte unit), Auto Chip Erase, Auto Block Erase (16 kbyte x 32 blocks), Status polling
- Mode Control: Command input
- W/E cycle: 10,000 cycles (target)
- Access time: 120ns/150ns
- Power dissipation: Operating 30mA, Standby 100µA
- Pin compatible with NM27C040 EPROM
- Packages available: 32-pin DIP, SOP, TSOP, Reversed TSOP

Functional Diagram



Connection Diagrams

Dual-In-Line Package (N) Small Outline Package (M)




Pin Names

A0-A18	Address Input
1/0 ₀ –1/0 ₇	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
V _{PP}	Program/Erase Supply
Vcc	Supply (5V)
GND	Ground


TL/D/11873-1

TSOP Package (T)



TL/D/11873-2

Reversed TSOP Package (TR)




Ordering Information

COMMERCIAL TEMPERATURE RANGE (0°C to +70°C)

 $V_{CC} = 5.0V \pm 5\%$

Parameter/Order Number	Access Time (ns)
NM28F040 N, M, T, TR 12	120
NM28F040 N, M, T, TR 15	150



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{tabular}{lll} Power Dissipation (PD) & 1.0W \\ Lead Temp. (Soldering, 10 seconds) & 260°C \\ Storage Temperature Range (T_{STG}) & -55°C to +150°C \\ Operating Temperture Range (T_{OPR}) & 0°C to +70°C \\ Erase/Program Cycling Capability (N_{EW}) & 10,000 Cycle \\ Input Voltage (A9) (V_{ID}) & -0.6V to +13.5V \\ \end{tabular}$

DC and Operating Characteristics TA = 0°C to +70°C

Symbol	Parameter	Min	Max	Units
V _{CC}	V _{CC} Supply Voltage	4.75	5.25	٧
V _{ID}	A9 Input High Voltage (during ID Read)	11.4	12.6	V
V _{PPL}	V _{PP} Supply Voltage (during Read Operation)	0	6.5	٧
V _{PPH}	V _{PP} Supply Voltage (during Erase/Program Operations)	11.4	12.6	V

DC Electrical Characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Conditions	Min	Max	Units
լը	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}		±10	μΑ
lLO	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μ.Λ.
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.5	
V _{IL}	Input Low Voltage		-0.5	0.8	V
V _{OH}	Output High Voltage	$I_{OH} = -0.40 \text{ mA}$	2.4		'
V _{OL}	Output Low Voltage	$I_{OL} = +2.10 \text{mA}$		0.4	
lcco1	V _{CC} Read Average Current (Read/Signature Read)	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA $t_{CYCLE} = t_{RC}$ (min) Cycle		30	
ICCO2	V _{CC} Programming Average Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA $t_{CYCLE} = 9 \mu s$		30	mA
I _{CCO3}	V _{CC} Erase Average Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA		30	
I _{CCS1}	V _{CC} Standby Current (Read)	CE = V _{IH}		1	mA
I _{CCS2}		$\overline{CE} = V_{CC} - 0.2V$		100	
I _{PPS}	V _{PP} Standby Current	$0V \le V_{PP} \le 6.5V$		±10	
		11.4V ≤ V _{PP} ≤ 12.6V		200	μА
I _{PP1}	V _{PP} Read Average Current	$0V \le V_{PP} \le 6.5V$, $V_{IN} = V_{IH}/V_{IL}$		±10	
	(Except Program and Erase)	$11.4V \le V_{PP} \le 12.6V, V_{IN} = V_{IH}/V_{IL}$		200	
I _{PP2}	V _{PP} Programming Average Current	$11.4V \le V_{PP} \le 12.6V, V_{IN} = V_{IH}/V_{IL}$		30	mA
Ipp3	V _{PP} Erase Average Current	$11.4V \le V_{PP} \le 12.6V, V_{IN} = V_{IH}/V_{IL}$		30	IIIA
I _{ID}	A9 Pin High Voltage Input Current	11.4V ≤ V _{1D} ≤ 12.6V		200	μА

AC Electrical Characteristics

READ OPERATION

 $T_{A}=$ 0° to $+70^{\circ}C,\,V_{CC}=$ 5V $\pm5\%,\,V_{PP}=$ 0V to V_{CC} or 12.0V $\pm5\%$

		NM28F040						
Symbol	Parameter	-120			-150			Units
		Min	Тур	Max	Min	Тур	Max	
t _{RC}	Read Cycle Time	120			150			
tACC	Address Access Time			120			150	
t _{CE}	CE Access Time			120			150	
t _{OE}	OE Access Time			50			70	
t _{CEE}	CE to Output Low Z	0			0			ns
t _{OEE}	OE to Output Low Z	0			0			
tон	Output Data Hold Time	0			0			
t _{DF1}	CE to Output High Z			30			30	
t _{DF2}	OE to Output High Z			30			30	

AC TEST CONDITIONS

Output Load

• Input Pulse Rise and Fall Time (10% -90%)

Input Pulse Level

Timing Measurement Reference Level


TTL Gate and C_L = 100 pF

5 ns max

0.6V/2.4V

input 0.8V/2.0V, Output 0.8V/2.0V

Waveform for Read Operations



AC Electrical Characteristics (Continued)

COMMAND CONTROL OPERATION

 $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}, V_{CC} = 5\text{V }\pm5\%, V_{PP} = 12.5\text{V }\pm5\%$

Symbol	Parameter		120		150			Units	
3yiiib0i	Falanetei	Min	Тур	Max	Min	Тур	Max		
tas	Address Setup Time	0			0				
t _{AH}	Address Hold time	50			60				
^t oes	OE Setup Time	0			0				
t _{DS}	Data Setup Time	50			60				
t _{DH}	Data Hold Time	0			0			ns	
t _{CEHL}	CE Low Level Hold Time	50			60				
t _{CEHH}	CE High Level Hold Time	20			30				
t _{CMC}	Command Cycle Time	120			150				
t _{OEPS}	Status Polling OE Setup Time	20			30				
tppw	Auto Program Time	16			16			μs	
tPCEW	Auto Chip Erase Time	10			10			s	
t _{PBEW}	Auto Block Erase Time	0.5			0.5			,	
tACC	Address Access Time			120			150		
t _{CE}	CE Access Time			120			150		
toE	OE Access Time			50			60		
t _{CEE}	CE to Output Low Z	0			0				
t _{OEE}	OE to Output Low Z	0			0			ns	
t _{OH}	Output Data Hold Time	0			0				
t _{DF1}	ČE to Output High Z			30			30		
t _{DF2}	OE to Output High Z			30			30		
t _{RC}	Read Cycle Time	120			150				

Capacitance* TA = 25°C, f = 1 MHz

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CIN	Input Capacitance	$V_{IN} = 0V$		4	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		10	12	pF

^{*}This parameter is periodically sampled and is not 100% tested

Mode Selection

	Mode				Pin					
Mode		CE	ŌĒ	Address	1/0	Vcc	Vpp	Power		
	Read	L	L	Read Address	Data Input		Data Input 0-	Data Input 0-	0-V _{CC}	A adii va
Read	Output Deselect	L	Н	*		edance 5V	or 12V	Active		
	Standby	Н	*	*	High Impedance			Standby		
Command In	ommand Input		Н	(Note 1)	Command Data					
Program/Erase		*	*	*		1				
Program/Erase Status Polling		L	L	*	I/O ~ 3,5,6: HZ I/O4: Fail/Pass I/O7: Ready/Busy	5V	12V	Active		
ID Read		L	L	"0"/"1"	Code Output					


*H or I

Note 1: Shown as Command Definition Table and Operation Timing Chart

Command Definition Table

Function	Buo Cuala	1	Ist Bus Cycle		2nd Bus Cycle			
runction	Bus Cycle	Туре	Address	Data	Туре	Address	Data	
Read	1	WRITE	Х	00Н				
ID Read	2	WRITE	Х	90H	READ	0000/1H	Mfg/Dev ID	
Auto Byte Program	2	WRITE	Х	10H	WRITE	Byte Address	Data	
Auto Chip Erase	2	WRITE	Х	30H	WRITE	x	30H	
Auto Block Erase	2	WRITE	Х	20H	WRITE	Block Address	DOH	
Reset	2	WRITE	Х	FFH	WRITE	x	FFH	


Auto Program Operation Timing Chart



= Don't care


TL/D/11873-6

Auto Chip Erase



= Don't care


Auto Block Erase Operation





TL/D/11873-8


TL/D/11873-9

ID Read Operation









Functional Description

OPERATING MODE

The NM28F040 features six modes of operation: Read, ID Read, Auto Byte Program/Program-Verify, Auto Chip Erase/Erase-Verify, Auto Block Erase/Erase Verify, and Reset. Each mode is selected by a command input through the I/O pins.

READ MODE: When the device is set to read mode, it acts as an asynchronous ROM with the access time of 120 ns/150 ns. The device enters read mode regardless of a read command input in the case of $V_{PP}=0$ to V_{CC} . The read command (00H) is required to set the read mode in the case of $V_{PP}=12V$. The device is automatically set to read mode after V_{PP} changes from 0 $\sim V_{CC}$ to 12V.

ID READ MODE: The ID read mode is utilized for recognizing the device type. There are two ways to read the device ID. Method (A) is normally used for in-circuit erase and reprogramming while method (B), which is the same method used to identify EPROMs, is used by automated EPROM programmers. These programmers match the program algorithm to be used based on the ID.

- A. The ID read mode is set by a "90H" command input with V_{PP} = 12V. The "00000H" address location indicates the manufacturer code (8FH) while the "00001H" address location indicates the device code (38H). The access time of the ID read is the same as a normal read operation. (Refer to ID Read Operation Timing Chart for details.)
- B. The ID mode can also be set by applying V_{ID} to the A9 pin with $V_{PP}=0\sim V_{CC}$. The manufacturer code is read out of the I/Os while A10–A18 = V_{IL} and A0–A8 = 000H. The device code is read out while A10–A18 = V_{IL} and A0–A8 = 001H.

AUTO PROGRAM MODE: The program mode is set by entering a "10H" command input at $V_{PP}=12V$. The next bus cycle will latch the input data and target address. The program operation is enabled at the end of this second bus cycle. The Program and program-verify are automatically executed inside the device until complete. The status of the device is output from I/O7 for Ready/Busy and I/O4 for Pass/Fail. The reset command (FFH) can be used to terminate the program operation.


AUTO CHIP ERASE MODE: The auto chip erase mode is set by a "30H" command input. The device executes the auto erase operation by a succeeding "30H" command input at the next cycle. After programming all memory cells to a "0" data state, the chip erase and erase-verify operation is automatically executed inside the device. The status of the device is output from I/O7 for Ready/Busy and I/O4 for Pass/Fail. The reset command (FFH) can be used to terminate the erase operation.

AUTO BLOCK ERASE MODE: The auto block erase mode is set by a "20H" command input. The next bus cycle will latch the block address (A14–A18) and the command data (D0H) and automatically execute the block erase operation. After programming all memory cells to a "0" data state, the block erase and erase-verify operation is automatically executed inside the device. The status of the device is output from I/O7 for Ready/Busy and I/O4 for Pass/Fail. The reset command (FFH) can be used to terminate the erase operation.

RESET MODE: The reset mode is used to abort a program or erase operation and return the device to a known state. The reset operation is activated after two successive "FFH" command inputs. The device returns to the read mode after 6 µs of recovery time.

Auto Program, Auto Erase Operations

AUTO PROGRAM OPERATION



TL/D/11873-13


The details of the auto program operation can be broken down to the following steps:

- AUTO PROGRAM SET-UP CYCLE: This cycle sets up the device for a program operation by latching a "10H" command at the rising edge of CE.
- 2. ADDRESS/DATA LATCH CYCLE: The address location is latched at the falling edge of CE while the data is latched at the rising edge of CE. The program operation starts at the rising edge of CE in this second cycle.
- AUTO PROGRAM CYCLE: The latched input data is automatically programmed into the selected address location.
- AUTO VERIFY CYCLE: After the program cycle is completed, the data is automatically verified to see that it was written correctly.

- AUTO PROGRAM AND VERIFY LOOP CYCLE: The program and verify cycles explained above automatically repeat until the written data is verified correct.
- 6. STATUS READ CYCLE: The status of the device is output on I/O4 and I/O7 when CE and OE are low during the program, verify or program/verify loop cycles. The verify result is output through I/O4 ("L" for "Pass" or "H" for "Fail"). The device status is output through I/O7 ("H" for "Ready" or "L" for "Busy"). "Ready" means that the operation has completed and the device can accept a new command. "Busy" means the device is still executing the last command and cannot be accessed except to Reset the device. This cycle must be kept active (CE, OE = "L") for a minimum of 30 ns.

Auto Program, Auto Erase Operations (Continued)

AUTO CHIP ERASE OPERATION



TL/D/11873-14

The details of the auto chip erase operation can be broken down to the following steps:


- AUTO CHIP ERASE SET-UP CYCLE: This cycle sets up the device for a chip erase operation by latching a "30H" command at the rising edge of CE.
- 2. AUTO CHIP ERASE COMMAND CYCLE: This cycle verifies that an auto chip erase operation is to be carried out by latching a second "30H" at the rising edge of CE. This second latching cycle is needed to prevent accidental erasure of data due to possible external noise issues. The set-up command will be reset if any other command except the second "30H" is input. The following internal operations start at the rising edge of CE.
- 3. AUTO PRE-PROGRAM CYCLE: Data "0" is automatically programmed into all memory cells of the device before the erase operation can be carried out. The pre-programming is executed in a similar manner to the auto program operation inside the device. The address is in-

cremented by an internal address counter. This pre-program operation is needed to prevent over erasing of cells that originally contained "1" data.

- AUTO CHIP ERASE CYCLE: The chip erase operation is executed automatically after pre-programming is complete.
- 5. AUTO VERIFY CYCLE: The verify operation is automatically executed after the chip erase has completed. The address is again incremented by the internal counter until all address locations are verified. The internal counter will stop at a failed address location.
- AUTO CHIP ERASE/VERIFY LOOP CYCLE: The auto chip erase and verify cycles above will automatically repeat when the verify cycle fails.
- 7. STATUS READ CYCLE: The auto chip erase operation finishes when the verify operation for all memory cells successfully completes. The status read cycle operation is the same as outlined for a program operation.

Auto Program, Auto Erase Operations (Continued)

AUTO BLOCK ERASE OPERATION



TL/D/11873-15

The details of the auto block erase operation can be broken down to the following steps:

- AUTO BLOCK ERASE SET-UP CYCLE: This cycle sets up the device for a block erase operation by latching a "20H" command at the rising edge of CE.
- 2. BLOCK ADDRESS/AUTO BLOCK ERASE COMMAND CYCLE: The block address (A14–A18; other addresses are "H" or "L") for the block to be erased is latched at the falling edge of CE. This cycle also verifies that an auto chip erase operation is to be carried out by requiring that "DOH" be latched at the subsequent rising edge of CE. This second latching cycle is needed to prevent accidental erasure of data due to possible external noise issues. The set-up command will be reset if any other command except "DOH" is input in this second cycle. The following internal operations start at the rising edge of CE.
- AUTO PRE-PROGRAM CYCLE: Data "0" is automatically programmed into all memory cells of the selected block before the erase operation can be carried out. The

pre-programming is executed in a similar manner to the auto program operation inside the device. The address is incremented by an internal address counter up to the last address of the selected block. This pre-program is needed to prevent over erasing of cells that originally contained "1" data.

- AUTO BLOCK ERASE CYCLE: The block erase operation automatically after pre-programming is complete.
- 5. AUTO VERIFY CYCLE: The verify operation is automatically executed after the block erase has completed. The address is again incremented by the internal counter until all address locations within the block are verified. The internal counter will stop at a failed address location.
- AUTO BLOCK ERASE/VERIFY LOOP CYCLE: The auto block erase and verify cycles above will automatically repeat when the verify cycle fails.
- 7. STATUS READ CYCLE: The auto block erase operation finishes when the verify operation for all memory cells within the selected block successfully completes. The status read cycle operation is the same as outlined for a program operation.


POWER ON/OFF SEQUENCE

The following sequences are needed to protect against data corruption during power on and power off conditions:


POWER ON: V_{PP} must be applied only after V_{CC} stabilizes to within 5V \pm 5% and while $\overline{\text{CE}}$ is high.

izes


POWER OFF: V_{PP} must be turned off after V_{CC} stabilizes to within 5V \pm 5% and while \overline{CE} is high. V_{CC} can only be turned off after V_{PP} has reached 0V.




TL/D/11873-16



PAGE(S) INTENTIONALLY BLANK	
18	





Order Number NM28F040TXXX 32-Pin Reverse Thin Small Outline Package (TR) Order Number NM28F040TRXXX Package Number MBH32A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P O Box 58090 Santa Clara, CA 95052-8090 Tel 1(800) 272-9959

TWX (910) 339-9240

National Semiconductor strasse 10


D-82256 Fürstenfeldbruck Germany Tel (0 81-41) 103 0 Telex 527649 Fax (0-81-41) 10-35-06


National Semiconductor Japan Ltd. Sumrtomo C Engineering Center

Bldg 7F 1 7 1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tel (043) 299-2300 Fax (043) 299 2500

National Se Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Rd Tsimshatsui, Kowloon Hong Kong Tel (852) 737-1600 Telex 51292 NSHKL Fax (852) 736 9960

National Semiconductores Do Brazil Ltds. Av Brig Fana Lima, 1409 6 Andar Cep-01451, Paulistano, Sao Paulo, SP, Brazil Tel: (55-11) 212-5066 Telex 391 1131931 NSBR 9R Fax (55 11) 212 1181 National Semiconductor (Australia) Pty, Ltd. 16 Business Park Or Notting Hill VIC 3168 Tel (3) 558-9999 Fax (3) 558-9998





Order Number NM28F040TXXX 32-Pin Reverse Thin Small Outline Package (TR) Order Number NM28F040TRXXX Package Number MBH32A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P O Box 58090 Santa Clara, CA 95052-8090 Tel 1(800) 272-9959

TWX (910) 339-9240

National Semiconductor strasse 10

D-82256 Fürstenfeldbruck Germany Tel (0 81-41) 103 0 Telex 527649 Fax (0-81-41) 10-35-06

National Semiconductor Japan Ltd. Sumrtomo C Engineering Center Bldg 7F 1 7 1, Nakase, Mihama-Ku

Chiba-City, Ciba Prefecture 261 Tel (043) 299-2300 Fax (043) 299 2500

National Se Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Rd Tsimshatsui, Kowloon Hong Kong Tel (852) 737-1600 Telex 51292 NSHKL Fax (852) 736 9960

National Semiconductores Do Brazil Ltds. Av Brig Fana Lima, 1409 6 Andar Cep-01451, Paulistano, Sao Paulo, SP, Brazil Tel: (55-11) 212-5066 Telex 391 1131931 NSBR 9R Fax (55 11) 212 1181 National Semiconductor (Australia) Pty, Ltd. 16 Business Park Or Notting Hill VIC 3168 Tel (3) 558-9999 Fax (3) 558-9998