



CMOS 12-Bit Monolithic Multiplying DAC

AD7541

1.1 Scope.

T-51-09-12

This specification covers the detail requirements for a 12-bit monolithic CMOS multiplying digital-to-analog converter.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number ¹
-1	AD7541S(X)/883B
-2	AD7541T(X)/883B

NOTE

¹See paragraph 1.2.3 for package identifier.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-18	18-Pin Cerdip
E	E-20A	20-Contact LCC

1.3 Absolute Maximum Ratings. ($T_A = 25^\circ\text{C}$ unless otherwise noted. Pin numbers refer to DIP package.)

V_{DD} to GND	+	17V
V_{REF} to GND	\pm	25V
Digital Input Voltage Range		V_{DD} to GND
Output Voltage (Pin 1, Pin 2)		-0.3V to V_{DD}
Power Dissipation		
Up to $+50^\circ\text{C}$		1000mW
Derates above $+50^\circ\text{C}$		10mW/ $^\circ\text{C}$
Operating Temperature Range		-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Storage Temperature Range		-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 35^\circ\text{C/W}$ for Q-18 and E-20A
 $\theta_{JA} = 120^\circ\text{C/W}$ for Q-18 and E-20A

AD7541 – SPECIFICATIONS

T-51-09-12

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2,3	Sub Group 4	Test Condition ¹	Units
Resolution	RES	-1, 2	12					Bits
Relative Accuracy	RA	-1	1	1	1			\pm LSB max
		-2	1/2	1	1/2	1/2		
Gain Error ²	AE	-1, 2	16.7	12.5	16.7			\pm LSB max
Gain Tempco	TC _{AE}	-1, 2	13					\pm ppm/ $^{\circ}$ C max
Power Supply Rejection	PSRR	-1, 2	0.02	0.01	0.02		$V_{DD} = 14.5V$ to $15.5V$	\pm % per % max
Output Leakage Current Pin 1	I _{OUT1}	-1, 2	200	50	200		Digital Inputs = V_{IH} $V_{REF} = + 10V$	\pm nA max
	I _{OUT2}	-1, 2	200	50	200		Digital Inputs = V_{IH} $V_{REF} = + 10V$	\pm nA max
Output Current Settling Time		-1, 2	1				To $\pm 1/2$ LSB, $R_{OUT1} = 100\Omega$, $C_{OUT1} = 13pF$ Digital Inputs = V_{IH} to V_{IL} or V_{IL} to V_{IH}	μ s max
Feedthrough Error ³	FT	-1, 2	1				$V_{REF} = 20V$ p-p at 10kHz	mV p-p max
Reference Input Resistance	R _{IN}	-1, 2	5	5	5			$k\Omega$ min $k\Omega$ max
Digital Input High Voltage	V _{IH}	-1, 2	2.4	2.4	2.4			V min
Digital Input Low Voltage	V _{IL}	-1, 2	0.8	0.8	0.8			V max
Digital Input Leakage Current	I _{IN}	-1, 2	1	1	1		$V_{IN} = 0V$ or $15V$	\pm μ A max
Digital Input Capacitance	C _{IN}	-1, 2	8					pF max
Output Capacitance Pin 1	C _{OUT1}	-1, 2	200				Digital Inputs = V_{IH}	pF max
	C _{OUT2}	-1, 2	60				Digital Inputs = V_{IH}	pF max
	C _{OUT1}	-1, 2	60				Digital Inputs = V_{IL}	pF max
	C _{OUT2}	-1, 2	200				Digital Inputs = V_{IL}	pF max
Supply current from V _{DD}	I _{DD}	-1, 2	2	2	2		Digital Inputs = V_{IH} or V_{IL}	mA max

NOTES


¹ $V_{DD} = + 15V$; $V_{OUT1} = V_{OUT2} = 0V$; $V_{REF} = + 10V$ unless otherwise stated.²Measured using internal feedback resistor and includes effect of leakage current and gain TC.³Feedthrough error can be reduced by connecting the lid of the ceramic package to ground.

Table 1.

T-51-09-12

AD7541


3.2.1 Functional Block Diagram and Terminal Assignments.




DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

Logic: A switch is closed to I_{OUT1} for its digital input in a "HIGH" state.

Q Package (Cerdip)



E Package (LCC)




3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (80).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



REV. B