


C-2000 Gate Array

MB60K Silicon Gate CMOS LSI

The Fujitsu C-2000 (MB60K Series) is a highly integrated, low power, gate array LSI fabricated with silicon gate CMOS technology. The array consists of 2000 internal basic unit cells (2 input NAND equivalent) and 72 I/O cells. With the application of a customized double-layer metal mask, a wide variety of random logic functions can be made. To assure quick, simple error-free implementation of the metal interconnection routing, Fujitsu utilizes a unique Computer-Aided Design System (CAD) to interface custom specifications with the manufacturing function. This CAD software provides the physical layout of the array, line routing, mask pattern data generation, and test programs as well as computer simulation of the final circuit.

The C-2000 can be packaged in a plug-in type 64 pin square package or 40-pin DIP depending on the number of input and output connections required by the design.



Features

- * Fast turn-around on design
(15 weeks typically)
- * Simplified customer interface with CAD support
(Only logic design and test pattern information required)
- * Sixty pre-designed logic cells available
- * Standard 40 pin DIP or a plug-in type 64 pin square package
- * Internal gate
 - High speed (5 to 15 ns/gate)
 - Low power dissipation
(0 mW: Steady state, 50 mW: Operation)
- * Output buffer
 - Versatile output option
(Push-pull, Three-state, Bi-directional bus)
- * Input buffer
 - Clock input buffer option

Absolute Maximum Ratings

Rating	Symbol	Min.	Max.	Unit
Supply Voltage	V_{DD}	$V_{SS}-0.3^*$	7.0	V
Input Voltage	V_I	$V_{SS}-0.3^*$	$V_{DD}+0.3^*$	V
Output Voltage	V_O	$V_{SS}-0.3^*$	$V_{DD}+0.3^*$	V
Temperature under Operation	T_{op}	0	70	°C
Temperature under Storage	T_{st}	-55	150	°C


*Note: Can accept 0.5V in transient (20~30 ns)

Recommend Operational Conditions



Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{DD}	4.75	5.0	5.25	V
Input Voltage	V_{IH} V_{IL}	2.0		0.8	V
Temperature under Operation	T_{op}	0		70	°C

C-2000 Gate Array


I/O CELL Family



Output Buffer Switching Characteristics (MEASURED AT 1.5 VOLTS)



Chip Design Drawing via CAD



FUJITSU LIMITED

Communications and Electronics

6-1, Marunouchi 2-chome, Chiyoda-ku, Tokyo 100, Japan.

Phone: National (03) 216-3211 International (Int'l Prefix) 81-3-216-3211 Telex: J22833 Cable: "FUJITSULIMITED TOKYO"

For further information please contact:

FUJITSU LIMITED

Semiconductor Division: Mori Bldg., No. 18, 3-13, Toranomon 2-chome, Minato-ku, Tokyo 105, Japan

Phone: National (03) 502-0161 International (Int'l Prefix) 81-3-502-0161 Telex: 2224361 FJ TOR J

FUJITSU MICROELECTRONICS INC.:

2945 Kifer Road, Santa Clara, CA95051, U.S.A.

Phone: 408-727-1700 Telex: 910-3380190 FUJITSU SANTA CLARA

FUJITSU MIKROELEKTRONIK GmbH:

Arabella Center 9, OG./A

Lyoner Straße 44-48 D-6000 Frankfurt 71, F.R. Germany

Phone: 0611/66 63 056 Telex: 0411 963