

2,097,152 bit UVEPROM and 131,072 bit SRAM

#### **Features**

Output user configurable as 8 / 16 bit wide. Average Power UVEPROM 237 / 396 mW (maximum).

SRAM 429 / 781 mW (maximum).

Standby Power 15 µW (typical).

Power Supply voltage of  $V_{\infty} = 5.0V \pm 5\%$ .

On-board decoupling capacitors.

All Inputs and Outputs TTL Compatible.

May be screened in accordance with MIL-STD-883C.


EPROM Data Access times of 90/120/150 ns.

Fast Page Programming of 14 sec (typ). Programming Voltage of 12.5V±0.3V

SRAM Data Access times of 55/70/85 ns.

Completely static operation.

#### **Block Diagram**



### MIXED TECHNOLOGY PUMA

#### **PUMA 2X0211**

Issue 1.0: September 1991


### ADVANCE PRODUCT INFORMATION

Pi	n D	efini	ition				
	1	12	23		34	45	<b>5</b> 6
	0	0	0		0	0	0
	0	0	0		0	0	0
	0	0	0		0	0	0
	0	0	0		0	0	0
	0	0	0	VIEW	0	0	0
	0	0	0	FROM ABOVE	0	0	0
	0	0	0	7,5012	0	0	0
	0	0	0		0	0	0
	0	0	0		0	0	0
	0	0	0		0	0	0
	0	0	0		0	0	0
	11	22	33		44	55	<b>6</b> 6

For module pinout see page 2.

#### Pin Functions

A0-A16	Address Inputs
A0-A10	Address inputs
D0-D31	Data Input/Output
CS1-5	Chip Selects
ŌĒ	Output Enable
<b>WE3-4</b>	Write Enables
PGM1-2	Programming Enables
$V_{pp}$	Programming Voltage
V <sub>cc</sub>	Power (+5V)
GND	Ground



# **GENERAL DESCRIPTION AND COMMON PARAMETERS**

The PUMA 2X0211 is a mixed memory technology module using 2,097,152 bit UV EPROM and 131,072 bit SRAM. Although intended for use in 16 bit mode, it is configurable as 8 or 16 bit wide output using CS1-4, allowing flexibility in a wide range of applications.

The operation of the UV EPROMs is obviously different from the operation of the SRAMs. For this reason the technical data which follows is separated into an EPROM section (pages 4 to 9) and a SRAM section (pages 10 to 13), with both 8 and 16 bit modes covered for both types of memory. Note that the DC Characteristics in both sections are for the *entire* module, irrespective of whether they are in the EPROM part or the SRAM part.

On this module the <u>UV EPROM</u> devices are controlled by input lines CS1, CS2, PGM1 and PGM2, while the <u>SRAMs</u> are controlled by lines CS3, CS4, WE3 and WE4.

The UV EPROMs are byte/page programmable using a fast high reliability programming algorithm, with complete device programming being possible in 14 seconds (in 16 bit mode). Both of these devices are erased by irradiating them with ultra violet light via the window on the top of the LCC packages. Note that normally, in order to automatically match UV EPROM devices to their correct programming algorithm, both manufacturer and device codes are accessible by placing 12.0V onto address line A9. On this mixed memory technology PUMA this is *not possible*, so the actual device type and relevant codes are given below:

ManufacturerCodeDevice NumberCodeHitachi07µHN27C101A38µ

The SRAMs used on the PUMA 2X0211 module are CMOS devices giving high speed access combined with low power consumption. They are fully static in operation, with a reduced power consumption standby mode when disabled.

#### **Connection Table**

PGA Pin No.	Signal Name	PGA Pin No.	Signal Name						
1	D8	2	D9	3	D10	4	A14/CS5	5	A16/NC
6	A11/NC	7	A0/NC	8	NC	9	D0	10	D1
11	D2	12	PGM2	13	CS2	14	GND	15	D11
16	A10	17	A9/A11	18	A15/A12	19	V <sub>∞</sub>	20	CS1
21	NC	22	D3	23	D15	24	D14	25	D13
26	D12	27	ŌĒ	28	NC	29	PGM1	30	D7
31	D6	32	D5	33	D4	34	D24	35	D25
36	D26	37	A7/A6	38	A12/A7	39	V <sub>pp</sub>	40	A13/A8
41	A8/A9	42	D16	43	D17	44	D18	45	V <sub>∞</sub>
46	CS4	47	WE4	48	D27	49	A4/A3	50	A5/A4
51	A6/A5	52	WE3	53	CS3	54	GND	55	D19
56	D31	57	D30	58	D29	59	D28	60	A1/A0
61	A2/A1	62	A3/A2	63	D23	64	D22	65	D21
66	D20								

Note: Some pins in the above table have been allocated two functions. Where this is the case, the functions specified refer to the EPROM pinout and SRAM pinout respectively; for example, pin 41, allocated A8/A9, connects to A8 on the EPROMs, and to A9 on the SRAMs.

Absolute Maximum Ratings (1)	bsolute Maximum Ratings <sup>(1)</sup>					
Temperature Under Bias	T <sub>OPR</sub>	-55 to +125 °C				
Storage Temperature	T <sub>stg</sub>	-65 to +150 °C				
Voltage on Any Pin with respect to GND (2)	V <sub>IN</sub>	-0.6 to +7.0 V				
Voltage on V <sub>pp</sub> pin with respect to GND (3)	$V_{PT}$	-0.6 to +13.5 V				

Notes (1) Stresses above those listed may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2)  $V_{_{I\!N}}$  and  $V_{_{PT}}$  minimum may be -1.0V for pulse width  $\leq$  50ns.

Recommended Operating Conditions							
			min	typ	max		
Supply Voltage		V <sub>cc</sub>	4.75	5.0	6.25	V	
Programming Voltage	Read	$V_{ppR}$	4.75	5.0	5.25	V	
F	rogram	V <sub>PPW</sub>	12.2	12.5	12.8	V	
Input High Voltage	TTL	V <sub>IH</sub>	2.2	-	V <sub>∞</sub> +1.0	V	
	CMOS		$0.7\mathrm{V}_{\mathrm{cc}}$	-	V <sub>cc</sub> +1.0	V	
Input Low Voltage	TTL	V <sub>II</sub>	-0.3	-	8.0	V	
	CMOS	Vilc	-0.3	-	0.3	V	
Operating Temperatur	е	TA	0	-	70	°C	
•		T <sub>AI</sub>	-40	-	85	°C (-I suffix)	
		T	-55	-	125	°C (-M, MB suffix)	

Parameter		Symbol	Test Condition	typ	max	Unit
Input Capacitance A1-1	0, A12-15, <del>OE</del>	C <sub>IN1</sub>	V <sub>IN</sub> =0V	-	56	pF
	A0, A11, A16	CINS	V <sub>IN</sub> =0V	-	40	рF
ō	S1-2, PGM1-2	CINS	V <sub>IN</sub> =0V	-	40	pF
	CS3-4, WE3-4	C <sub>IN4</sub>	V <sub>IN</sub> =0V	-	36	pF
Output Capacitance	D0-D15	C <sub>OUT1</sub>	V <sub>out</sub> =0V	-	25	pF
	D16-D31	COUT2	V <sub>our</sub> =0V	-	18	pF

# **UV EPROM DATA - READ**

# DC Electrical Characteristics ( $T_A = -55$ °C to +125°C, $V_{cc} = 5V \pm 5\%$ , $V_{pp} = V_{cc}$ )

Parameter	Symbol	Test Condition	min	<i>typ</i> <sup>(2)</sup>	max	Unit
I/P Leakage Current A0 -A16, OE	l <sub>L11</sub>	$V_{CC} = V_{CC} \max_i V_{iN} = 0 \text{V or } V_{CC}, V_{PP} = V_{P}$	PL -	-	±6	μΑ
PGM1-2, CS1-2		V <sub>cc</sub> = V <sub>cc</sub> max, V <sub>IN</sub> = 0V or V <sub>cc</sub>	-	-	±4	μΑ
Output Leakage Current D0-D15		V <sub>cc</sub> = V <sub>cc</sub> max, V <sub>out</sub> = 0V or V <sub>cc</sub>	-	-	±2	μΑ
V <sub>PP</sub> Leakage Current	I <sub>PPS</sub>	V <sub>PP</sub> ≤ V <sub>CC</sub>	-	2	40	μΑ
V <sub>cc</sub> Average Read Current 16 bi	CCO16	$\overline{\text{CS}}^{(1)} = V_{\text{H}}, I_{\text{OUT}} = 0\text{mA}, f = 5\text{MHz}$	-	-	72	mΑ
8 bi		As above	-	-	43	mΑ
V <sub>cc</sub> Average Read Current 16 bi		$\overline{\text{CS}}^{(1)} = V_{\text{H}}$ , $I_{\text{OUT}} = 0\text{mA}$ , $f = 10\text{MHz}$	-	-	112	mΑ
8 bi		As above	-	-	63	mΑ
Standby Supply Current TTI		$\overline{\text{CS}}^{(1)} = V_{\text{st}}$	-	5	8	mΑ
CMOS		$\overline{CS}^{(1)} = V_{HC}, V_{ILC} \ge V_{IN} \ge V_{HC}$	-	3	240	μΑ
V <sub>PP</sub> Voltage During Read	$V_{_{\mathrm{PPL}}}$	Programming is inhibited if $V_{PP} = V_{PPL}$	5.75	-	5.25	٧
Output Low Voltage D0-D15	V <sub>OL</sub>	l <sub>ot</sub> = 2.1mA.	-	-	0.45	V
Output High Voltage TTL loading		I <sub>OH</sub> = -1.0mA. (D0-D15)	2.4	-	-	٧
CMOS loading	· •	0.,	V <sub>∞</sub> -0.7	-	-	V

Notes (1)  $\overline{\text{CS}}$  above are accessed through  $\overline{\text{CS1-2}}$ . These inputs must be operated simultaneously for 16 bit operation and singly for 8 bit mode.

- (2) Typical figures are measured at 25°C and nominal V<sub>cc</sub>
- (3) CAUTION: the PUMA 2X0211 must not be removed from or inserted into a socket when V<sub>∞</sub> or V<sub>PP</sub> is applied.
- (4) During the above operations, CS3-4 and WE3-4 must be held at a logic high level.

### **Operating Modes**

The Table below shows the logic inputs required to control the operating modes of each EPROM on the PUMA 2X0211.

Mode	cs	ŌE	PGM	Vpp	Vcc	Outputs
Read	0	0	1	. 5V	5V	Data out
Output Disable	0	1	1	5V	5V	Floating
Standby	1	Х	Х	5V	5V	Floating
Program	0	1	0	12.5V	6V	Data in
Program Verify	0	0	1	12.5V	6V	Data out
Page Data Latch	1	0	1	12.5V	6V	Data in
Page Program	1	1	0	12.5V	6V	Floating
Program Inhibit	0	0	0	12.5V	6V	
	0	1	1	12.5V	6V	Floating
	1	0	0	12.5V	6V	Fiballing
	1	1	1	12.5V	6V	

Note: In this table,  $\overline{CS}$  is accessed through  $\overline{CS1}$  and  $\overline{CS2}$ .  $\overline{CS3}$  and  $\overline{CS4}$  are both held high throughout all modes.

Also, where TTL or CMOS levels are applied they are used on all  $\overline{CS}$ s at the same time i.e.

if CS1,2 = 
$$V_{ii}$$
 then CS3,4 =  $V_{iii}$ 

$$1 = V_H$$
  
 $0 = V_L$   
 $X = Don't Care$ 

#### **AC Test Conditions**


- \* Input pulse levels: 0V to 3.0V.
- \* Input and Output timing reference levels: 1.5V
- \* Input rise and fall times: ≤ 10ns.
- \* Output load : see diagram
- \* Module is tested in 8 bit mode.

**Output Load** 

		-90		-	-12		-15	
Parameter	Symbol	min	max	min	max	min	max	Unit
Address to Output Delay	t <sub>ACC</sub>	-	90	-	120	-	150	ns
Chip Select to Output Delay	t <sub>cs</sub>	-	90	-	120	-	150	ns
Output Enable to Output Delay	t <sub>oe</sub>	-	60	-	60	-	70	ns
OE or CS High to Output Float (1)	t <sub>DF</sub>	0	50	0	50	0	60	ns
Output Hold from Address, $\overline{\text{CS}}$ or $\overline{\text{OE}}$	t <sub>oH</sub>	0	-	0	-	0	-	ns

Notes: (1) t<sub>DFZ</sub> is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

# **Read Cycle Timing Waveform**



# UV EPROM DATA - PROGRAM (Note: The following information is provided for design purposes only.)

DC Electrical Characteristics ( $T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ,  $V_{cc} = 6.0\text{V} \pm 0.25$ ,  $V_{pp} = 12.5\text{V} \pm 0.3\text{V}$ )

Parameter		Symbol	Test Condition	min	<i>typ</i> <sup>(2)</sup>	max	Unit
I/P Leakage Current A0 -	A16, ŌE	l <sub>u1</sub>	$V_{CC} = V_{CC} \text{ max}, V_{IN} = 0 \text{V or } V_{CC}, V_{PP} = V_{PPL}$	-	-	±6	μΑ
	2, CS1-2	l <sub>uz</sub>	$V_{cc} = V_{cc} \text{ max}, V_{iN} = 0V \text{ or } V_{cc}$	-	-	±4	μΑ
Output Leakage Current	D0-D15	الم	$V_{cc} = V_{cc} \max_{c} V_{out} = 0V \text{ or } V_{cc}$	-	-	±2	μΑ
V <sub>∞</sub> Program Current	16 bit	I <sub>CCP16</sub>	CS (1) = PGM (1) = V <sub>IL</sub> , Program in progress	-	-	72	mA
α · · · · · · · · · · · · · · · · · · ·	8 bit		As above	-	-	43	mA
V <sub>pp</sub> Byte Program Current	16 bit	I <sub>PPB16</sub>	V <sub>PP</sub> = V <sub>PPH</sub> , Byte Program in progress	-	-	80	mA
, ·	8 bit	I <sub>PPB8</sub>	As above	-	-	40	mΑ
V <sub>pp</sub> Page Program Current	16 bit		V <sub>PP</sub> = V <sub>PPH</sub> , Page Program in progress	-	-	100	mA
pp 0 0	8 bit	I <sub>PPP8</sub>	As above	-	-	50	mA
V <sub>∞</sub> Voltage During Program	1	V <sub>CCP</sub>		5.75	6.0	6.25	٧
V <sub>PP</sub> Voltage During Program		V <sub>PPH</sub>		12.2	12.5	12.8	٧
Output Low Voltage	D0-D15	Volv	I <sub>oL</sub> = 2.1mA, Verify in progress	-	-	0.45	٧
Output High Voltage	D0-D15	OL.	I <sub>он</sub> = -400µA, Verify in progress	2.4	-	-	٧

Notes (1)  $\overline{\text{CS}}$  and  $\overline{\text{PGM}}$  above are accessed through  $\overline{\text{CS1-2}}$  and  $\overline{\text{PGM1-2}}$  respectively.

- (2) Typical figures are measured at 25°C and nominal  $\rm V_{cc}$
- (3) Maximum program current is the sum of  $I_{cc}$  and  $I_{pp}$ .
- (4) CAUTION: the PUMA 2X0211 must not be removed from or inserted into a socket when V<sub>cc</sub> or V<sub>PP</sub> is applied.
- (5) During the above operations,  $\overline{\text{CS3-4}}$  and  $\overline{\text{WE3-4}}$  must be held at a logic high level.


AC Characteristics					
Parameter	Symbol	min	typ	max	Unit
Address Setup Time	t <sub>AS</sub>	2	-	-	μs
Output Enable Setup Time	t <sub>oes</sub>	2	-	-	μs
Output Enable Hold Time	toeh	2	-	-	μs
Data Setup Time	tos	2	-	-	μs
Address Hold Time	t <sub>AH</sub>	0	-	-	μs
	t <sub>AHL</sub>	2	-	-	μs
Data Hold Time	t <sub>DH</sub>	2	-	-	μs
Output Enable High to Output Float Delay (1)	t <sub>DF</sub>	0	-	130	ns
V <sub>pp</sub> Setup Time	t <sub>vps</sub>	2	-	-	μs
V <sub>∞</sub> Setup Time	t <sub>vcs</sub>	2	-	-	μs
Program Initial Program Pulse Width (2)	t <sub>PW</sub>	0.19	0.2	0.21	ms
Program Overprogram Pulse Width (3)	t <sub>opw</sub>	0.19	-	5.25	ms
Data Valid from Output Enable	t <sub>o∈</sub>	0	-	150	ns
Program Setup Time	t <sub>PGMS</sub>	2	-	-	μs
Chip Select Setup Time	t <sub>CES</sub>	2	-	-	μs
Chip Select Hold Time	t <sub>csH</sub>	2	-	-	μs
Output Enable Pulse Width during Data Latch		1	-	-	μs

Notes (1) Defines the time at which the output achieves the open circuit condition and is no longer driven.


- (2) The value of this pulse is 0.2 ms  $\pm$  5%.
- (3) Length of this pulse may vary as a function of the iteration counter value n.

# **Programming Cycle Timing Waveforms**

# Single Byte Programming



# Page Mode Programming




# **High Performance Programming Algorithm**

The PUMA 2X0211 can be programmed using either of the algorithms shown below. These allow faster programming times without stressing the device or causing deterioration in Data Retention Time. Two methods are described here, Single Byte and Page Mode; see the Truth Table on page 3 for selection of these modes.

### Single Byte


When the Program logic conditions are satisfied, the location is designated by A0 - A16, and the data to be programmed is applied 8 bits in parallel on D0 - D7. In this state, Byte programming is completed when PGM is at a low level.



NOTE: THE ALGORITHM SHOWN HERE MUST BE USED TO ENSURE CORRECT PROGRAMMING OF THE PUMA 2X0211. THIS MAXIMIZES THE DATA RETENTION TIME OF THE DEVICE AND DOES NOT STRESS THE MEMORY CELLS.

#### Page Mode

Page Mode allows 4 bytes of data to be simultaneously programmed. The destination address for a Page Programming operation must reside on the same page i.e. A2 - A16 must not change. When the logic conditions in the Truth Table are satisfied, Page Mode Programming is activated. The four locations in the same page are designated by A0 - A1, and the data is applied in parallel on D0 - D7. In this state the data latch (4 bytes) is completed, and the data is programmed when OE is high. Programming is completed when PGM is low.



#### **PROGRAMMING NOTES**

Upon delivery, or after each erasure, the PUMA 2X0211 has all 1,048,576 bits in the ONE or HIGH state. ZEROs are loaded into the devices through the procedure of programming.

This mode is entered when 12.5V $\pm$ 0.3V is applied to the V<sub>pp</sub> pin,  $\overline{C}$ S1-2 and  $\overline{P}\overline{G}$ M1-2 are at V<sub>IL</sub> and  $\overline{O}\overline{E}$  is at V<sub>H</sub>, as shown on the Table on page 2.

The algorithms reduce programming time by using 200µs pulses followed by byte verification to determine if the byte has been successfully programmed. If the data does not verify, up to 25 such pulses (n) can be applied, after which, if verification fails, programming stops. This process is repeated for each memory location within the PUMA 2X0211. After successful programming each memory location is given an overprogram pulse of n times 0.2 ms duration to ensure that all bits have an adequate margin.

The algorithms program at  $V_{\infty}$ =6.0V in order to ensure that each EPROM bit is programmed to a sufficiently high threshold voltage. After programming is complete, all bytes are compared with the original data with  $V_{\infty}$ =5.0V±5%.

In order to overcome the voltage drop caused by the inductive effects of the printed circuit board on which the PUMA 2X0211 is used, it is recommended that a 4.7 $\mu$ F electrolytic capacitor is used between V $_{\infty}$  and GND for every two devices. This capacitor should be placed close to the point where the power supply is routed to the UV EPROM array.

#### **ERASE**

Complete erasure of the PUMA 2X0211 is performed by exposure to an ultraviolet light source giving a dosage of 15WS/cm². This dosage can be obtained by using an ultraviolet lamp with a wavelength of 2537 Å at a minimum intensity of 12,000 $\mu$ W/cm², for approximately 15 - 20 minutes. The PUMA 2X0211 should be directly under and about 1 inch from the light source.

Note that sunlight and fluorescent light may contain sufficient ultraviolet light to erase the programmed information. Although erasure times will be much longer at these levels, the transparent lids on this module should be covered with an opaque label to realise maximum system reliability.

#### **SRAM DATA**

# DC Electrical Characteristics (V<sub>cc</sub>=5V±10%,T<sub>A</sub>=-55°C to +125°C)

Parameter	Symbol Test Condition			min	<i>typ</i> <sup>(1)</sup>	max	Unit
I/P Leakage Current A0	-A12,CS5, OE	l,,,	$V_{IN} = 0V \text{ to } V_{CC}$	-	-	±6	μΑ
	WE3-4, CS3-4		As above	-	-	±1	μΑ
Output Leakage Current		اره	$\overline{CS}^{(2)} = V_H \text{ or } \overline{CS5} = OE = V_H$	-	-	±1	μΑ
Average Supply Current	16 bit	I <sub>CCA16</sub>	$\overline{\text{CS}}^{(2)} = V_{\text{HL}}$ , CS5 = $V_{\text{HH}}$ , minimum cycle	-	82	142	mA
		I <sub>CCA8</sub>	As above	-	45	78	mA
Standby Supply Current			$\overline{CS}^{(2)} = V_{H}$ or CS5 = $V_{IL}$	-	5	8	mA
	CMOS levels		$\overline{\text{CS}}^{(2)} \ge V_{\text{HC}}, \text{ CS5} \le V_{\text{LC}}, V_{\text{LC}} \ge V_{\text{IN}} \ge V_{\text{IHC}}$	-	3	240	μΑ
Output Voltage Low	D16-D31	VoL	I <sub>oL</sub> = 4.0 mA	-	-	0.4	V
Output Voltage High			l <sub>oH</sub> = - 1.0 mA	2.4	-	-	V

Notes: (1) Typical values are at V<sub>cc</sub>=5.0V,T<sub>A</sub>=25°C and specified loading.

- (2)  $\overline{\text{CS}}$  above is accessed through  $\overline{\text{CS3-4}}$ . These inputs must be operated simultaneously for 16 bit mode and singly for 8 bit mode.
- (3) CAUTION: the PUMA 2X0211 must not be removed from or inserted into a socket when  $V_{cc}$  or  $V_{pp}$  is applied.
- (4) During the above operation, CS1-2 and WE1-2 must be held at a logic high level.

#### **Operating Modes**

This Table shows the inputs required to control the operating modes of the SRAMs on the PUMA 2X0211 and shows the SRAMs operating in 16 bit mode. If 8 bit operation is required, CS3-4, CS5 and WE3-4 are controlled independently.

Note that during 16 bit operation, CS1-2 and WE1-2, which control the EPROM devices on the PUMA 2X0211, must be at a high level. Additionally, where TTL or CMOS levels are applied they are used on all Chip Selects simultaneously i.e.

if 
$$\overline{CS3,4} = V_{tL}$$
 then  $\overline{CS1,2} = V_{tH}$ 

MODE	CS5	CS3,4	ŌE	WE3,4	Outputs	Ref. Cycle
Standby	0	Х	X	Х	High Z	
Standby	Х	1	Х	Х	High Z	
Read	1	0	0	1	D <sub>OUT</sub>	Read Cycle 1, 2
Write	1	0	1	0	D <sub>IN</sub>	Write Cycle 1
Write	1	0	0	0	D <sub>IN</sub>	Write Cycle 2
Output Disable	1	0	1	1	High Z	

$$\mathbf{1} = \mathbf{V}_{\mathtt{i}\mathtt{H}} \quad \ 0 = \mathbf{V}_{\mathtt{i}\mathtt{L}} \quad \ \ \mathbf{X} = \mathbf{V}_{\mathtt{i}\mathtt{L}} \text{ or } \mathbf{V}_{\mathtt{i}\mathtt{H}}$$

#### **AC Test Conditions**

- \* Input pulse levels: 0.45V to 2.4V.
- \* Input and Output timing reference levels: 0.8V and 2.0V
- \* Input rise and fall times: ≤ 10ns.
- \* Output load : see diagram
- \* Module is tested in 16 bit mode.


**Output Load** 

# **Electrical Characteristics & Recommended AC Operating Conditions**


**Read Cycle** 

		-55		-70		<i>-85</i>		
Parameter	Symbol	min max	min	max	min	max	Unit	
Read Cycle Time	t <sub>ec</sub>	55	-	70	-	70	-	ns
Address Access Time	t	-	55	-	70	-	70	ns
Chip Selection to Output (CS3,4)	t <sub>co1</sub>	-	55	-	70	-	70	ns
Chip Selection to Output (CS5)	t <sub>coz</sub>	-	55	-	70	-	70	ns
Output Enable to Output Valid	t <sub>oe</sub>	-	30	-	35	-	35	ns
Output Hold from Address Change	t <sub>on</sub>	10	-	10	•	10	-	ns
Chip Selection to Output in Low Z (CS3,		5	-	5	-	5	-	ns
Chip Selection to Output in Low Z (CS5)		5	-	5	-	5	-	ns
Output Enable to Output in Low Z	t <sub>oLZ</sub>	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z ( $\overline{\mathbb{C}}$		-	30	0	30	0	30	ns
Chip Deselection to Output in High Z (C		0	30	0	30	0	30	ns
Output Enable to Output in High Z	t <sub>oHZ</sub>	-	30	-	30	. <b>-</b>	30	ns

Read Cycle 1 Timing Waveform (1) (2) (4) (5) (9)



Read Cycle 2 Timing Waveform (1) (2) (3) (4) (5) (6) (7) (8)



#### **Write Cycle** -70 -85 -55 Unit Symbol min max min max min max Parameter 70 55 70 ns Write Cycle Time twc 65 65 ns Chip Selection to End of Write 50 t<sub>cw</sub> 65 65 ns Address Valid to End of Write 50 t<sub>AW</sub> 0 0 ns Address Setup Time 0 35 35 ns Write Pulse Width 30 twp

0

5

25

5

20

tow

twiz

tow

 $t_{DH}$ 

0

5

30

5

25

0

5

30

5

25

ns

ns

ns

ns

ns

# Write Cycle 1 Timing Waveform : WE Controlled


Write Recovery Time

Write to Output in High Z


Data to Write Time Overlap

Data Hold from Write Time

End of Write to Output in Low Z



# Write Cycle 2 Timing Waveform: CS Controlled



#### **AC Write Characteristics Notes**

- (1) During a Read Cycle, WE3,4 should be high.
- (2) Device is enabled when CS3,4 are low and CS5 is high.
- (3) All address lines are valid prior to or coincident with the CS3,4 going low and CS5 going high.
- (4) OE is low.
- (5) Address inputs may be floating.
- (6) The parameters t<sub>121,2</sub> and t<sub>CO1,2</sub> are measured from whichever occurs last, CS3,4 low or CS5 high; t<sub>121,2</sub> are measured from whichever occurs first, CS3,4 high or CS5 low.
- (7) Transition is measured ±200mV from steady state voltage for t<sub>LZ1,2</sub>, t<sub>OLZ</sub>, t<sub>OLZ</sub> and t<sub>HZ1,2</sub> with specified loading.
- (8) The parameters  $t_{LZ_{1,2}}$ ,  $t_{OLZ}$ ,  $t_{OLZ}$  and  $t_{HZ_{1,2}}$  are sampled and not 100% tested.
- (9) If Dour in two consecutive Read Cycles is the same, Dour remains stable.
- (10) A Write occurs when CS3,4, CS5 and WE3,4 are all active at the same time.


  A Write begins at the latest transition among CS3,4 going low, CS5 going high and WE3,4 going low.
  - A Write ends at the earliest transition among CS3,4 going high, CS5 going low and WE3,4 going high. two is measured from the beginning of Write to the end of Write.
- (11) The parameter t<sub>wa</sub> is measured from whichever occurs first, CS3,4 high, WE3,4 high or CS5 low, to the address change.
- (12) During this time, I/O pins are in the output state, so input signals in opposite phase to the output signals must not be applied to them.
- (13) If the CS3,4 or CS5 transition occurs simultaneously to or after the WE3,4 low transition, the outputs remain in a high impedance state.
- (14)  $\overline{OE}$  is continuously low.
- (15)  $D_{\rm out}$  is in the same phase as the Write data of this Write Cycle.
- (16) Dour is the Read data of the next address.
- (17) If CS3,4 are low and CS5 is high and I/O pins are in the output state during this period, then input data signals of opposite phase to the outputs must not be applied to the I/O pins.
- (18) The parameters  $t_{wrz}$  and  $t_{ow}$  are sampled and not 100% tested.

### **Military Screening Procedure**

Module Screening Flow for high reliability product is in accordance with MIL-STD-883C is shown below

MB MODULE SCREENING FLOW						
SCREEN	TEST METHOD					
Visual and Mechanical						
External visual Temperature cycle	2017 Condition B (or manufacturers equivalent) 1010 Condition C (10 Cycles,-65°C to +150°C)	100% 100%				
Burn-In						
Pre Burn-in Electrical Burn-In	Per Applicable device Specifications at $T_A = +25$ °C (optional) Method 1015, Condition D, $T_A = +125$ °C	100% 100%				
Final Electrical Tests	Per applicable Device Specification					
Static (dc)	a) @ T <sub>x</sub> =+25℃ and power supply extremes b) @ temperature and power supply extremes	100% 100%				
Functional	<ul> <li>a) @ T<sub>x</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%				
Switching (ac)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%				
Percent Defective Allowable (PDA)	Calculated at Post Burn-in at T <sub>A</sub> =+25°C	10%				
Quality Conformance	Per applicable Device Specification	Sample				
External Visual	2009 Per HMP or customer specification					

### Ordering Information



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.

14

7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058

Semiconductor

027393 / \_