



# Spread Spectrum FTG for 440BX and VIA Apollo Pro-133

## Features

- Maximized EMI suppression using Cypress's Spread Spectrum Technology
- System frequency synthesizer for 440BX, 440ZX, and VIA Apollo Pro-133
- I<sup>2</sup>C programmable to 155 MHz (32 selectable frequencies)
- Two skew-controlled copies of CPU output
- Seven copies of PCI output (synchronous w/CPU output)
- One copy of 14.31818-MHz IOAPIC output
- One copy of 48-MHz USB output
- Selectable 24-/48-MHz clock is determined by resistor straps on power up
- One high-drive output buffer that produces a copy of the 14.318-MHz reference
- Isolated core VDD pin for noise reduction

## Key Specifications


Supply Voltages: .....  $V_{DDQ3} = 3.3V \pm 5\%$   
 $V_{DDQ2} = 2.5V \pm 5\%$

CPU Cycle to Cycle Jitter: ..... 250 ps  
 CPU, PCI Output Edge Rate: .....  $\geq 1 \text{ V/ns}$   
 CPU0:1 Output Skew: ..... 175 ps  
 PCI\_F, PCI1:6 Output Skew: ..... 500 ps  
 CPU to PCI Skew: ..... 1.5 to 4.0 ns (CPU Leads)  
 REF2X/SEL48#, SCLOCK, SDATA: ..... 250-k $\Omega$  pull-up  
 FS1: ..... 250-k $\Omega$  pull-down  
 FS0: ..... No pull-up or pull-down

**Note:** Internal pull-up or pull-down resistors should not be relied upon for setting I/O pins HIGH or LOW.

**Table 1. Pin Selectable Frequency**

FS1	FS0	CPU(0:1)	PCI
1	1	133.3 MHz	33.3 MHz
1	0	105 MHz	35 MHz
0	1	100 MHz	33.3 MHz
0	0	66.8 MHz	33.3 MHz



**Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:1	22, 21	O	<b>CPU Clock Outputs 0 through 1:</b> These two CPU clocks run at a frequency set by FS0:1 or the serial data interface. See <i>Table 1</i> and <i>Table 5</i> . Output voltage swing is set by the voltage applied to VDDQ2.
PCI1:6 PCI_F	5, 6, 7, 8, 10, 11, 4	O	<b>PCI Bus Clock Outputs 1 through 6 and PCI_F:</b> These seven PCI clock outputs run synchronously to the CPU clock. Voltage swing is set by the power connection to VDDQ3.
IOAPIC	24	O	<b>I/O APIC Clock Output:</b> Provides 14.318-MHz fixed frequency. The output voltage swing is set by the power connection to VDDQ2.
48MHz	13	O	<b>48-MHz Output:</b> Fixed 48-MHz USB clock. Output voltage swing is controlled by voltage applied to VDDQ3.
24_48MHz/FS1	14	I/O	<b>24-MHz or 48-MHz Output/Frequency Select 1 Input:</b> Frequency is set by the state of pin 27 on power-up. This pin doubles as the select strap to determine device operating frequency as described in <i>Table 1</i> .
REF2X/SEL48#	27	I/O	<b>I/O Dual-Function REF2X and SEL48# Pin:</b> Upon power-up, the state of SEL48# is latched. The initial state is set by either a 10K resistor to GND or to V <sub>DD</sub> . A 10K resistor to GND causes pin 14 to output 48 MHz. If the pin is strapped to V <sub>DD</sub> , pin 14 will output 24 MHz. After 2 ms, the pin becomes a high-drive output that produces a copy of 14.318 MHz.
FS0	16	I	<b>Frequency Selection 0 Input:</b> Selects CPU clock frequency as shown in <i>Table 1</i> on page 1.
SDATA	18	I/O	<b>I<sup>2</sup>C Data Pin:</b> Data should be presented to this input as described in the I <sup>2</sup> C section of this data sheet. Internal 250-kΩ pull-up resistor.
SCLOCK	17	I	<b>I<sup>2</sup>C Clock Pin:</b> The I <sup>2</sup> C Data clock should be presented to this input as described in the I <sup>2</sup> C section of this data sheet.
X1	1	I	<b>Crystal Connection or External Reference Frequency Input:</b> Connect to either a 14.318-MHz crystal or other reference signal.
X2	2	I	<b>Crystal Connection:</b> An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
VDDQ3	9, 12, 20, 26	P	<b>Power Connection:</b> Power supply for core logic and PLL circuitry, PCI, 48/24MHz, and Reference output buffers. Connect to 3.3V supply.
VDDQ2	23, 25	P	<b>Power Connection:</b> Power supply for IOAPIC and CPU output buffers. Connect to 2.5V supply.
GND	3, 15, 19, 28	G	<b>Ground Connections:</b> Connect all ground pins to the common system ground plane.

## Functional Description

### I/O Pin Operation

Pins 14 and 27 are dual-purpose I/O pins. Upon power-up these pins act as logic inputs, allowing the determination of assigned device functions. A short time after power-up, the logic state of these pins is latched and the pins become clock outputs. This feature reduces device pin count by combining clock outputs with input select pins.


An external 10-k $\Omega$  “strapping” resistor is connected between the I/O pin and ground or  $V_{DD}$ . Connection to ground sets a latch to “0”, connection to  $V_{DD}$  sets a latch to “1.” *Figure 1* and *Figure 2* show two suggested methods for strapping resistor connections.

Upon W196 power-up, the first 2 ms of operation is used for input logic selection. During this period, the REF2X and 24\_48MHz clock output buffers are three-stated, allowing the output strapping resistor on the I/O pin to pull the pin and its associated capacitive clock load to either a logic HIGH or LOW state. At the end of the 2-ms period, the established logic “0” or “1” condition of the I/O pin is then latched. Next the output


buffer is enabled, which converts the I/O pin into an operating clock output. The 2-ms timer is started when  $V_{DD}$  reaches 2.0V. The input bits can only be reset by turning  $V_{DD}$  off and then back on again.

It should be noted that the strapping resistors have no significant effect on clock output signal integrity. The drive impedance of the clock output is 20 $\Omega$  (nominal), which is minimally affected by the 10-k $\Omega$  strap to ground or  $V_{DD}$ . As with the series termination resistor, the output strapping resistor should be placed as close to the I/O pin as possible in order to keep the interconnecting trace short. The trace from the resistor to ground or  $V_{DD}$  should be kept less than two inches in length to prevent system noise coupling during input logic sampling.

When the clock output is enabled following the 2-ms input period, a 14.318-MHz output frequency is delivered on the pin, assuming that  $V_{DD}$  has stabilized. If  $V_{DD}$  has not yet reached full value, output frequency initially may be below target but will increase to target once  $V_{DD}$  voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.



**Figure 1. Input Logic Selection Through Resistor Load Option**



**Figure 2. Input Logic Selection Through Jumper Option**

## Serial Data Interface

The W196 features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions. Upon power-up, the W196 initializes with default register settings. Therefore, the use of this serial data interface is optional. The serial interface is write-only (to the clock chip) and is the dedicated function of device pins SDATA and SCLOCK. In motherboard applications, SDATA and SCLOCK are typically driven by two logic outputs of the

chipset. Clock device register changes are normally made upon system initialization, if required. The interface can also be used during system operation for power management functions. *Table 2* summarizes the control functions of the serial data interface.

### Operation

Data is written to the W196 in ten bytes of eight bits each. Bytes are written in the order shown in *Table 3*.

**Table 2. Serial Data Interface Control Functions Summary**

Control Function	Description	Common Application
Clock Output Disable	Any individual clock output(s) can be disabled. Disabled outputs are actively held LOW.	Unused outputs are disabled to reduce EMI and system power. Examples are clock outputs to unused PCI slots.
CPU Clock Frequency Selection	Provides CPU/PCI frequency selections beyond the selections that are provided by the FS0:1 pins. Frequency is changed in a smooth and controlled fashion.	For alternate microprocessors and power management options. Smooth frequency transition allows CPU frequency change under normal system operation.
Output Three-state	Puts all clock outputs into a high-impedance state.	Production PCB testing.
Test Mode	All clock outputs toggle in relation to X1 input, internal PLL is bypassed. Refer to <i>Table 4</i> .	Production PCB testing.
(Reserved)	Reserved function for future device revision or production device testing.	No user application. Register bit must be written as 0.

**Table 3. Byte Writing Sequence**

Byte Sequence	Byte Name	Bit Sequence	Byte Description
1	Slave Address	11010010	Commands the W196 to accept the bits in Data Bytes 3–6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the W196 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	Don't Care	Unused by the W196, therefore bit values are ignored ("don't care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	Don't Care	Unused by the W196, therefore bit values are ignored ("don't care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Don't Care	Refer to Cypress SDRAM drivers.
5	Data Byte 1		
6	Data Byte 2		
7	Data Byte 3	Refer to <i>Table 4</i>	The data bits in these bytes set internal W196 registers that control device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit control functions, refer to <i>Table 4</i> , Data Byte Serial Configuration Map.
8	Data Byte 4		
9	Data Byte 5		
10	Data Byte 6		

**Writing Data Bytes**

Each bit in the data bytes control a particular device function except for the “reserved” bits which must be written as a logic 0. Bits are written MSB (most significant bit) first, which is bit 7. *Table 4* gives the bit formats for registers located in Data Bytes 3–6.

*Table 5* details additional frequency selections that are available through the serial data interface.

*Table 6* details the select functions for Byte 3, bits 1 and 0.

**Table 4. Data Bytes 3–6 Serial Configuration Map**

Bit(s)	Affected Pin		Control Function	Bit Control		Default
	Pin No.	Pin Name		0	1	
<b>Data Byte 3</b>						
7	--	--	SEL_3	Refer to <i>Table 5</i>		0
6	--	--	SEL_2	Refer to <i>Table 5</i>		0
5	--	--	SEL_1	Refer to <i>Table 5</i>		0
4	--	--	SEL_0	Refer to <i>Table 5</i>		0
3	--	--	Frequency Table Selection	Frequency Controlled by external FS0:1 pins ( <i>Table 1</i> )	Frequency Controlled by BYT3 SEL_(3:0) <i>Table 5</i>	0
2	--	--	(Reserved)	--	--	0
1–0	--	--	Bit 1 Bit 0 Function (See <i>Table 6</i> for function details) 0 0 Spread Spectrum Off 0 1 Test Mode 1 0 Spread Spectrum On (default) 1 1 All Outputs Three-stated			10
<b>Data Byte 4</b>						
7	--	--	(Reserved)	--	--	0
6	14	24/48MHz	Clock Output Disable	Low	Active	1
5	--	--	(Reserved)	--	--	0
4	--	--	(Reserved)	--	--	0
3	--	--	(Reserved)	--	--	0
2	21	CPU1	Clock Output Disable	Low	Active	1
1	--	--	(Reserved)	--	--	0
0	22	CPU0	Clock Output Disable	Low	Active	1
<b>Data Byte 5</b>						
7	4	PCI_F	Clock Output Disable	Low	Active	1
6	11	PCI6	Clock Output Disable	Low	Active	1
5	10	PCI5	Clock Output Disable	Low	Active	1
4	-	--	(Reserved)	--	--	0
3	8	PCI4	Clock Output Disable	Low	Active	1
2	7	PCI3	Clock Output Disable	Low	Active	1
1	6	PCI2	Clock Output Disable	Low	Active	1
0	5	PCI1	Clock Output Disable	Low	Active	1
<b>Data Byte 6</b>						
7	--	--	(Reserved)	--	--	0
6	--	--	(Reserved)	--	--	0
5	24	IOAPIC	Clock Output Disable	Low	Active	1
4	--	--	(Reserved)	--	--	0
3	--	--	(Reserved)	--	--	0
2	--	--	(Reserved)	--	--	0
1	27	REF2X	Clock Output Disable	Low	Active	1 <sup>[1]</sup>
0	27	REF2X	Clock Output Disable	Low	Active	1 <sup>[1]</sup>

**Note:**

- Bits 0 and 1 of Data Byte 6 in *Table 4* must be programmed as the same value.

**Table 5. Additional Frequency Selections through Serial Data Interface Data Bytes**

Input Conditions Data Byte 3, Bit [7:4, 1:0]					Output Frequency		If Spread Is On
Bit [1:0]	Bit 7 SEL_3	Bit 6 SEL_2	Bit 5 SEL_1	Bit 4 SEL_0	CPU, SDRAM Clocks (MHz)	PCI Clocks (MHz)	Spread Percentage
00	0	0	0	0	78	39	OFF
00	0	0	0	1	81	40.5	OFF
00	0	0	1	0	113.5	37.8	OFF
00	0	0	1	1	66.8	33.4	OFF
00	0	1	0	0	117	39	OFF
00	0	1	0	1	118.5	39.5	OFF
00	0	1	1	0	122	37.3	OFF
00	0	1	1	1	100	33.3	OFF
00	1	0	0	0	126	31.5	OFF
00	1	0	0	1	135	33.75	OFF
00	1	0	1	0	137	34.25	OFF
00	1	0	1	1	138.5	34.62	OFF
00	1	1	0	0	142	35.5	OFF
00	1	1	0	1	144	36	OFF
00	1	1	1	0	155	38.75	OFF
00	1	1	1	1	133.3	33.3	OFF
10	0	0	0	0	124	41.3	±0.5% Center
10	0	0	0	1	75	37.5	±0.5% Center
10	0	0	1	0	83.3	41.65	±0.5% Center
10	0	0	1	1	66.8	33.4	±0.5% Center
10	0	1	0	0	90	30	±0.5% Center
10	0	1	0	1	112	37.3	±0.5% Center
10	0	1	1	0	95	31.67	±0.5% Center
10	0	1	1	1	100	33.3	±0.5% Center
10	1	0	0	0	120	40	±0.5% Center
10	1	0	0	1	115	38.3	±0.5% Center
10	1	0	1	0	110	36.67	±0.5% Center
10	1	0	1	1	105	35	±0.5% Center
10	1	1	0	0	140	35	±0.5% Center
10	1	1	0	1	150	37.5	±0.5% Center
10	1	1	1	0	124	31	±0.5% Center
10	1	1	1	1	133.3	33.3	±0.5% Center

**Table 6. Select Function for Data Byte 3, Bits 0:1**

Function	Input Conditions		Output Conditions				
	Data Byte 3		CPU0:1	PCI_F, PCI1:6	REF2X, IOAPIC	48MHZ	24MHZ
	Bit 1	Bit 0					
Spread Spectrum OFF	0	0	Note 2	Note 2	14.318 MHz	48 MHz	24 MHz
Test Mode	0	1	X1/2	CPU/2, 3, or 4	X1	X1/2	X1/4
Spread Spectrum ON (default)	1	0	±0.5%	±0.5%	14.318 MHz	48 MHz	24 MHz
Three-state	1	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z

**Note:**

 2. CPU and PCI frequency selections are listed in *Table 1* and *Table 5*.

**Absolute Maximum Ratings<sup>[3]</sup>**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions

above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C
ESD <sub>PROT</sub>	Input ESD Protection	2 (min.)	kV

**DC Electrical Characteristics: T<sub>A</sub> = 0°C to +70°C, V<sub>DDQ3</sub> = 3.3V±5%, V<sub>DDQ2</sub> = 2.5V±5%**

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit	
<b>Supply Current</b>							
I <sub>DDQ3</sub>	Combined 3.3V Supply Current	CPU0:1 =100 MHz Outputs Loaded <sup>[4]</sup>		85		mA	
I <sub>DDQ3</sub>	Combined 2.5V Supply Current	CPU0:1 =100 MHz Outputs Loaded <sup>[4]</sup>		30		mA	
<b>Logic Inputs</b>							
V <sub>IL</sub>	Input Low Voltage		GND - 0.3		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>DD</sub> + 0.3	V	
I <sub>IL</sub>	Input Low Current <sup>[5]</sup>				-25	µA	
I <sub>IH</sub>	Input High Current <sup>[5]</sup>				10	µA	
<b>Clock Outputs</b>							
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA			50	mV	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1 mA	3.1			V	
V <sub>OH</sub>	Output High Voltage	CPU0:1/IOAPIC I <sub>OH</sub> = -1 mA	2.2			V	
I <sub>OL</sub>	Output Low Current	CPU0:1	V <sub>OL</sub> = 1.25V	45	60	80	mA
		PCI_F, PCI1:6	V <sub>OL</sub> = 1.5V	85	110	140	mA
		IOAPIC	V <sub>OL</sub> = 1.25V	65	90	140	mA
		REF2X	V <sub>OL</sub> = 1.5V	110	140	170	mA
		48MHz, 24MHz	V <sub>OL</sub> = 1.5V	50	70	90	mA
I <sub>OH</sub>	Output High Current	CPU0:1	V <sub>OL</sub> = 1.25V	35	50	80	mA
		PCI_F, PCI1:6	V <sub>OL</sub> = 1.5V	60	95	130	mA
		IOAPIC	V <sub>OL</sub> = 1.25V	45	87	140	mA
		REF2X	V <sub>OL</sub> = 1.5V	100	130	150	mA
		48MHz, 24MHz	V <sub>OL</sub> = 1.5V	50	70	90	mA
<b>Crystal Oscillator</b>							
V <sub>TH</sub>	X1 Input Threshold Voltage <sup>[6]</sup>	V <sub>DDQ3</sub> = 3.3V		1.65		V	
C <sub>LOAD</sub>	Load Capacitance, as seen by External Crystal <sup>[7]</sup>			14		pF	
C <sub>IN,X1</sub>	X1 Input Capacitance <sup>[8]</sup>	Pin X2 unconnected		28		pF	

**Notes:**

- Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required
- All clock outputs loaded with maximum lump capacitance test load specified in the AC Electrical Characteristics section.
- W196 logic inputs have internal pull-up resistors, except SEL100/66# (pull-ups not full CMOS level).
- X1 input threshold voltage (typical) is V<sub>DD</sub>/2.
- The W196 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal.
- X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).

**DC Electrical Characteristics:**  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{DDQ3} = 3.3\text{V}\pm 5\%$ ,  $V_{DDQ2} = 2.5\text{V}\pm 5\%$  (continued)

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
<b>Pin Capacitance/Inductance</b>						
$C_{IN}$	Input Pin Capacitance	Except X1 and X2			5	pF
$C_{OUT}$	Output Pin Capacitance				6	pF
$L_{IN}$	Input Pin Inductance				7	nH

### AC Electrical Characteristics

$T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{DDQ3} = 3.3\text{V}\pm 5\%$ ,  $V_{DDQ2} = 2.5\text{V}\pm 5\%$ ,  $f_{XTL} = 14.31818\text{ MHz}$

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

**CPU Clock Outputs, CPU0:1 (Lump Capacitance Test Load = 20 pF)**

Parameter	Description	Test Condition/Comments	CPU = 66.8 MHz			CPU = 100 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
$t_P$	Period	Measured on rising edge at 1.25V	15		15.5	10		10.5	ns
$t_H$	High Time	Duration of clock cycle above 2.0V	5.2			3.0			ns
$t_L$	Low Time	Duration of clock cycle below 0.4V	5.0			2.8			ns
$t_R$	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	1		4	V/ns
$t_F$	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	1		4	V/ns
$t_D$	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	45		55	%
$t_{JC}$	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.			200			250	ps
$t_{SK}$	Output Skew	Measured on rising edge at 1.25V			175			175	ps
$f_{ST}$	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
$Z_o$	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20			20		$\Omega$



**PCI Clock Outputs, PCI1:6 and PCI\_F (Lump Capacitance Test Load = 30 pF)**

Parameter	Description	Test Condition/Comments	CPU = 66.8/100 MHz			Unit
			Min.	Typ.	Max.	
t <sub>P</sub>	Period	Measured on rising edge at 1.5V	30			ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.4V	12			ns
t <sub>L</sub>	Low Time	Duration of clock cycle below 0.4V	12			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
t <sub>JC</sub>	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			250	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.5V			500	ps
t <sub>O</sub>	CPU to PCI Clock Skew	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.	1		4	ns
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>O</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20		Ω

**IOAPIC Clock Output (Lump Capacitance Test Load = 20 pF)**

Parameter	Description	Test Condition/Comments	CPU = 66.8/100 MHz			Unit
			Min.	Typ.	Max.	
f	Frequency, Actual	Frequency generated by crystal oscillator	14.31818			MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			1.5	ms
Z <sub>O</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

**REF2X Clock Output (Lump Capacitance Test Load = 20 pF)**


Parameter	Description	Test Condition/Comments	CPU = 66.8/100 MHz			Unit
			Min.	Typ.	Max.	
f	Frequency, Actual	Frequency generated by crystal oscillator	14.318			MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>O</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

**48-MHz and 24-MHz Clock Output (Lump Capacitance Test Load = 20 pF)**

Parameter	Description	Test Condition/Comments	Min.	Typ.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)	48.008 24.004			MHz
f <sub>D</sub>	Deviation from 48 MHz	(48.008 – 48)/48	+167			ppm
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)	57/17, 57/34			
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		25		Ω

**Ordering Information**

Ordering Code	Package Name	Package Type
W196	G	28-pin SOIC (300 mils)

**Package Diagram**
**28-Pin Small Outline Integrated Circuit (SOIC, 300 mils)**

**THIS TABLE IN INCHES**

SYMBOL	COMMON DIMENSIONS			NOTE VARIATIONS	3			5
	MIN.	NOM.	MAX.		D			
A	.097	.101	.104	AA	.402	.407	.412	16
A <sub>1</sub>	.0050	.009	.0115	AB	.451	.456	.461	18
A <sub>2</sub>	.090	.092	.094	AC	.500	.505	.510	20
B	.014	.016	.019	AD	.602	.607	.612	24
C	.0091	.010	.0125	AE	.701	.706	.711	28
D	SEE VARIATIONS			3				
E	.292	.296	.299					
e	.050 BSC							
H	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	SEE VARIATIONS			5				
OC	0°	5°	8°					
X	.085	.093	.100					

**THIS TABLE IN MILLIMETERS**

SYMBOL	COMMON DIMENSIONS			NOTE VARIATIONS	3			5
	MIN.	NOM.	MAX.		D			
A	2.46	2.56	2.64	AA	10.21	10.34	10.46	16
A <sub>1</sub>	0.127	0.22	0.29	AB	11.46	11.58	11.71	18
A <sub>2</sub>	2.29	2.34	2.39	AC	12.70	12.83	12.95	20
B	0.35	0.41	0.48	AD	15.29	15.42	15.54	24
C	0.23	0.25	0.32	AE	17.81	17.93	18.06	28
D	SEE VARIATIONS			3				
E	7.42	7.52	7.59					
e	1.27 BSC							
H	10.16	10.31	10.41					
h	0.25	0.33	0.41					
L	0.61	0.81	1.02					
N	SEE VARIATIONS			5				
OC	0°	5°	8°					
X	2.16	2.36	2.54					



<b>Document Title: W196 Spread Spectrum FTG for 440BX And VIA Apollo Pro-133</b> <b>Document Number: 38-07170</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	110280	11/05/01	SZV	Change from Spec number: 38-00842 to 38-07170
*A	122811	12/15/02	RBI	Add Power up Requirements to Maximum Ratings Information