

Integrated Device Technology, Inc.

# CMOS STATIC RAMS 256K (64K x 4-BIT) Separate Data Inputs and Outputs

**ADVANCE  
INFORMATION  
IDT71281S/L  
IDT71282S/L**

### FEATURES:

- Separate data inputs and outputs
- IDT71281S/L: outputs track inputs during write mode
- IDT71282S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
  - Military: 30/35/45/55ns (max.)
  - Commercial: 25/35/45ns (max.)
- Low power consumption
  - IDT71281/2S
    - Active: 400mW (typ.)
    - Standby: 400µW (typ.)
  - IDT71281/2L
    - Active: 350mW (typ.)
    - Standby: 100µW (typ.)
- Battery backup operation — 2V data retention (L version only)
- High-density 28-pin DIP, 28-pin SOJ, and 28-pin LCC
- Produced with advanced CEMOS™ high-performance technology
- Single 5V (+10%) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-8831 Class B

### DESCRIPTION:

The IDT71281/IDT71282 are 262,144-bit high-speed static RAMs organized as 64K x 4. They are fabricated using IDT's high-performance, high-reliability technology — CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 25ns are available with typical power consumption of only 350mW. These circuits also offer a reduced power standby mode (ISB). When CS goes high, the circuit will automatically go to, and remain in, this standby mode. The ultralow-power standby mode capability provides significant system level power and cooling savings. The low-power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only 100µW operating off a 2V battery.

All inputs and outputs of the IDT71281/IDT71282 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT71281/IDT71282 are packaged in 28-pin sidebrake and plastic DIPs, SOJs and LCCs providing high board-level packing densities.

5

### FUNCTIONAL BLOCK DIAGRAM



2969 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**DECEMBER 1990**

©1990 Integrated Device Technology, Inc.

5.13 - f


DSC-1018/2

1


**DESCRIPTION (Continued)**

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

**PIN CONFIGURATION**



**DIP/SOJ TOP VIEW**



**LCC TOP VIEW**

**TRUTH TABLE<sup>(1)</sup>**

Mode	$\overline{CS}$	$\overline{WE}$	Output	Power
Standby	H	X	High-Z	Standby
Read	L	H	DOUT	Active
Write <sup>(1)</sup>	L	L	DIN	Active
Write <sup>(2)</sup>	L	L	High-Z	Active

- NOTE:**
- For IDT71281 only.
  - For IDT71282 only.
  - H =  $V_{IH}$ , L =  $V_{IL}$ , X = Don't Care.

2969 tbl 02

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

- NOTE:**
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2969 tbl 03

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COUT	Output Capacitance	VOUT = 0V	11	pF

- NOTE:**
- This parameter is determined by device characterization, but is not production tested.

2969 tbl 04

**PIN DESCRIPTIONS**

Name	Description
A0-A15	Address Inputs
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
VCC	Power
D0-D3	DATAin
Y0-Y3	DATAout
GND	Ground

2969 tbl 01

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2969 tbl 05

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

NOTE:

- V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

2969 tbl 06

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(Vcc = 5V ± 10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = Vcc - 0.2V)

Symbol	Parameter	Power	71281/2S25 71281/2L25		71281/2S30 71281/2L30		71281/2S35 71281/2L35		71281/2S45 71281/2L45		71281/2S55 71281/2L55		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I <sub>CC1</sub>	Operating Power Supply Current CS = V <sub>IL</sub> , Outputs Open Vcc = Max., f = 0 <sup>(3)</sup>	S	130	—	—	140	120	130	120	130	—	130	mA
		L	120	—	—	130	110	120	110	120	—	120	
I <sub>CC2</sub>	Dynamic Operating Current CS = V <sub>IL</sub> , Outputs Open Vcc = Max., f = f <sub>MAX</sub> <sup>(2)</sup>	S	170	—	—	180	160	170	160	170	—	170	mA
		L	150	—	—	150	130	140	130	140	—	150	
I <sub>SB</sub>	Standby Power Supply Current (TTL Level) CS ≥ V <sub>IH</sub> , Vcc = Max., Outputs Open, f = f <sub>MAX</sub> <sup>(2)</sup>	S	35	—	—	35	35	35	35	35	—	35	mA
		L	20	—	—	20	20	20	20	20	—	20	
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level) CS ≥ V <sub>HC</sub> , Vcc = Max., f = 0 <sup>(2)</sup>	S	30	—	—	35	30	35	30	35	—	35	mA
		L	1.5	—	—	4.5	1.5	4.5	1.5	4.5	—	4.5	

NOTES:

- All values are maximum guaranteed values.
- At f = f<sub>MAX</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/TRC. f = 0 means no input lines change.

2969 tbl 07

5

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2969 tbl 06




Figure 1. Output Load




Figure 2. Output Load  
 (for tCLZ, tCHZ, tOW, and tWHZ)

\*Includes scope and jig capacitances

**DC ELECTRICAL CHARACTERISTICS**

VCC = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71281S/L			IDT71282S/L			Unit
			Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ.	Max.	
ILI	Input Leakage Current	VCC = Max., VIN = GND to VCC	—	—	10	—	—	5	μA
ILO	Output Leakage Current	VCC = Max., CS = VIH, VOUT = GND to VCC	—	—	10	—	—	5	μA
VOL	Output Low Voltage	IOL = 8mA, VCC = Min. IOL = 10mA, VCC = Min.	—	—	0.4	—	—	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	—	—	2.4	—	—	V

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES**

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V


Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup> VCC @		Max. VCC @		Unit	
				2.0V	3.0V	2.0V	3.0V		
VDR	VCC for Data Retention	—	2.0	—	—	—	—	V	
ICCDR	Data Retention Current	CS ≥ VHC	MIL. COM'L	—	50	75	2000	3000	μA
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time		—	—	—	—	—	ns	
tR <sup>(3)</sup>	Operation Recovery Time		tRC <sup>(2)</sup>	—	—	—	—	ns	
ILI  <sup>(3)</sup>	Input Leakage Current		—	—	—	—	2	2	μA

**NOTES:**

- TA = +25°C.
- tRC = Read Cycle Time.
- This parameter is guaranteed, but not tested.

2969 tbl 10

**LOW Vcc DATA RETENTION WAVEFORM**



**AC ELECTRICAL CHARACTERISTICS** (Vcc = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71281S/L25 <sup>(1)</sup> 71282S/L25 <sup>(1)</sup>		71281S/L30 <sup>(2)</sup> 71282S/L30 <sup>(2)</sup>		71281S/L35 71282S/L35		71281S/L45 71282S/L45		71281S/L55 <sup>(2)</sup> 71282S/L55 <sup>(2)</sup>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>												
t <sub>RC</sub>	Read Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t <sub>AA</sub>	Address Access Time	—	25	—	30	—	35	—	45	—	55	ns
t <sub>ACS</sub>	Chip Select Access Time <sup>(3)</sup>	—	25	—	30	—	35	—	45	—	55	ns
t <sub>CLZ</sub>	Chip Select to Output in Low Z <sup>(4)</sup>	5	—	5	—	5	—	5	—	5	—	ns
t <sub>CHZ</sub>	Chip Select to Output in High Z <sup>(4)</sup>	—	13	—	13	—	15	—	20	—	25	ns
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
t <sub>PU</sub>	Chip Select to Power Up Time <sup>(4)</sup>	0	—	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Deselect to Power Down Time <sup>(4)</sup>	—	25	—	30	—	35	—	45	—	55	ns
<b>Write Cycle</b>												
t <sub>WC</sub>	Write Cycle Time	20	—	20	—	30	—	40	—	50	—	ns
t <sub>CW</sub>	Chip Select to End of Write <sup>(3)</sup>	20	—	20	—	30	—	40	—	50	—	ns
t <sub>AW</sub>	Address Valid to End of Write	20	—	20	—	30	—	40	—	50	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	20	—	20	—	30	—	40	—	50	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WHZ</sub>	Write Enable to Output in High Z <sup>(4,7)</sup>	—	13	—	13	—	15	—	20	—	25	ns
t <sub>DW</sub>	Data Valid to End of Write	15	—	15	—	20	—	25	—	30	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>OW</sub>	Output Active from End of Write <sup>(4,7)</sup>	5	—	5	—	5	—	5	—	5	—	ns
t <sub>IV</sub>	Data Valid to Output Valid <sup>(4,6)</sup>	—	20	—	20	—	30	—	35	—	40	ns
t <sub>WV</sub>	Write Enable to Output Valid <sup>(4,6)</sup>	—	20	—	20	—	30	—	35	—	40	ns


**NOTES:**

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- Both chip selects must be active low for the device to be selected.
- This parameter guaranteed but not tested.
- Preliminary data for military devices only.
- For IDT71281S/L only.
- For IDT71282S/L only.


2969 tbl 11

5


**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**



**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2)</sup>**




**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3)</sup>**



**NOTES:**


1.  $\overline{WE}$  is high for read cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4. Transition is measured  $\pm 200mV$  from steady state.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1, 2, 3)</sup>**



2969 drw 09

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1, 2, 3, 4)</sup>**




2969 drw 10

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{cw}$  or  $t_{wp}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{wr}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
4. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
5. Transition is measured  $\pm 200\text{mV}$  from steady state with a 5pF load (including scope and jig).
6. IDT71282 only.
7. IDT71281 only.

5

**ORDERING INFORMATION**



2969 drw 11