# PCF1252X Family

#### **GENERAL DESCRIPTION**

The PCF1252-X family are CMOS voltage detectors designed especially for power-ON/OFF detection in microcontroller/microprocessor systems (for initialization and data storage purposes). The output POWF is activated at a precise, temperature stable, trip-point. The RESET output has a built-in delay with duration determined by an external capacitor (C<sub>CT</sub>). A second comparator (comparator 2) has been included to allow for the possibility of a second monitoring point in the system.

#### **Features**

- Low current consumption, typically 6 μA
- 10 versions available, trip-points vary from 2.55 V to 4.75 V
- Temperature stable trip-point
- Variable RESET delay
- Reset polarity selection
- Comparator for second level detection (e.g. overvoltage detection)
- Advance warning of power failure




Fig.1 Block diagram.

#### **PACKAGE OUTLINES**

PCF1252-XP: 8-lead DIL; plastic (SOT97).

PCF1252-XT: 8-lead mini-pack; plastic (SO8; SOT96A).

## **PINNING**




Fig.2 Pinning diagram.

pin no.	mnemonic	description
1	СТ	connection for the external capacitor
2	SELECT	select polarity or external reset input
3	COMIN	comparator input
4	V <sub>SS</sub>	ground (0 V)
5	COMOUT	comparator output
6	RESET	reset output
7	POWF	power failure signal output
8	V <sub>DD</sub>	positive supply voltage

696

PCF1252X Family

## FUNCTIONAL DESCRIPTION (see Fig. 1)

The PCF1252-X contains a precise factory-programmed voltage reference, two comparators and a delay circuit. The PCF1252-X family is comprised of 10 versions with varying voltage trip-points (V<sub>TRIP</sub>), see section "Characteristics".

## Supply

The supply voltage (V<sub>DD</sub>) is internally divided before being compared, via comparator 1, with the internal reference voltage.

### POWF (see Fig.3)

The POWF output is:

- LOW, if V<sub>DD</sub> is below V<sub>TRIP</sub>.
- HIGH, if V<sub>DD</sub> is above V<sub>TRIP</sub>.

# Power-ON reset (SELECT = LOW)

As  $V_{DD}$  rises past  $V_{TRIP}$ , a positive reset pulse is generated at RESET. The duration of the reset pulse  $(t_R)$  is determined by the value of the external capacitor ( $C_{CT}$ ; maximum 1  $\mu$ F, see Fig.8) connected to CT. With no external capacitor connected,  $C_{CT}$  assumes a minimum value of 100 pF. If SELECT is HIGH, the reset pulse is inverted.

#### Power failure

During a power-OFF condition ( $V_{DD} < V_{TRIP}$ ), POWF goes LOW. After a time delay (t<sub>S</sub>), also determined by  $C_{CT}$ , RESET goes HIGH. Any POWF output ( $V_{DD} < V_{TRIP}$ ) will result in a subsequent RESET pulse.

#### Voltage trip-point

By selecting the voltage trip-point slightly higher than the minimum operating voltage of the microcontroller/microprocessor, there is sufficient time for data storage before the power actually fails.

In order to prevent oscillations around the voltage trip-point, a small hysteresis has been included, resulting in a power-ON switching point that is higher than the voltage trip-point (minimum of 15 mV). The voltage trip-point refers to the value at which power-OFF is signalled.

#### COMIN

Input to the second comparator (comparator 2). When used in conjunction with an external voltage divider, this allows a second point in the system to be monitored. This input has no built-in hysteresis. When not in use connect to V<sub>DD</sub>. COMOUT will be LOW or HIGH depending on the voltage at COMIN:

- COMOUT = HIGH, if voltage at COMIN is above the switch point VSp (typically 1.30 V).
- COMOUT = LOW, if voltage at COMIN is below the switch point VSP (typically 1.30 V).

**RATINGS** 

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		V <sub>DD</sub>	-0.5	+ 7	V
Input voltage range		VI	-0.5	V <sub>DD</sub> + 0.5	V
DC clamp-diode current	all pins; $V_1 < -0.5 V$ or $> V_{DD} +$				
	+ 0.5 V	It	-	20	mA
Output current		10	_	20	mA
Total power dissipation		P <sub>tot</sub>	-	150	mW
Storage temperature range		T <sub>stg</sub>	<b>–65</b>	+ 100	oC.
Operating ambient tempetature range		Tamb	-40	+ 85	oC

#### **HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal handling precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

# PCF1252X Family

# CHARACTERISTICS (see Fig.3)

 $V_{DD}$  = 2.4 V to 6.0 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to + 85 °C; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_{DD}$	2.4		6.0	V
Voltage trip-point:	T <sub>amb</sub> = + 25 °C					
PCF 1252-0		VTRIP	4.70	4.75	4.80	V
PCF 1252-1		VTRIP	4.50	4.55	4.60	V
PCF 1252-2		VTRIP	4.20	4.25	4.30	V
PCF 1252-3		VTRIP	4.00	4.05	4.10	V
PCF 1252-4		VTRIP	3.70	3.75	3.80	V
PCF 1252-5		VTRIP	3.50	3.55	3.60	V
PCF 1252-6		VTRIP	3.20	3.25	3.30	V
PCF 1252-7		VTRIP	3.00	3.05	3.10	V
PCF 1252-8		VTRIP	2.70	2.75	2.80	V
PCF 1252-9		VTRIP	2.50	2.55	2.60	V
Supply current	T <sub>amb</sub> = + 25 °C;	111.17				
	see Figs 4 and 5					
	$V_{DD} = V_{TRIP} + 0.5 V;$					
	COMIN = VDD	IDD	_	6	10	·μA
Voltage trip-point						
temperature coefficient	note 1	ΔV <sub>TRIP</sub>	-	±100 x 10 <sup>-6</sup>	±400 x 10 <sup>-6</sup>	/K
Voltage trip-point hysteresis		٧ <sub>H</sub>	15	30	50	mV
COMIN switch point	T <sub>amb</sub> = + 25 °C	VSP	1.28	1.30	1.32	V
COMIN switch point temperature coefficient	note 1	ΔV <sub>SP</sub>	_	±0.1	±0.5	mV/K
SELECT input voltage:						
LOW		VIL	_	_	0.3V <sub>DD</sub>	V
HIGH		VIH	0.7V <sub>DD</sub>	_	_	V
SELECT and COMIN		}				
leakage current:						
		_1	_	_	1.0	μА
LOW HIGH		-  <sub> </sub>  _			1.0	μΑ
піоп		11L	_	-	1.0	<b>p</b> .
POWF, RESET and COMOUT						
Output sink current	see Fig.6;					
•	$V_0 = 0.4 V;$					l
	V <sub>DD</sub> = 2.4 V	lo	1	3	-	mA
Output source ourrest	see Fig.7;					
Output source current	V <sub>O</sub> = 2.0 V;					
	$V_{DD} = 2.4 \text{ V}$		0.75	2	_	mA
		-lo	0.73	_		
Reset time	note 2;		1.00	4000	0000	
	C <sub>CT</sub> = 1 nF	tR	400	1000	2000	μs
Save time	note 2;					
	C <sub>CT</sub> = 1 nF	ts	40	100	200	μs
Reset to save time ratio		t <sub>R</sub> /t <sub>S</sub>	_	10	_	1
Trouble to day of time ratio	<u> </u>	J.u2	<u></u>		1	

March 1990

699

# PCF1252X Family

## **CHARACTERISTICS** (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
CT internal capacitance		C <sub>INT</sub>	_	100		pF

#### Notes to the characteristics

- 1. Value given per degree Kelvin. Tested on a sample basis.
- 2. Conformance to these specifications is only guaranteed when the slew rate of  $V_{DD}$  is less than 25 V/ms.




Fig.3 Timing diagram.

# Typical performance characteristics




Fig.4 Supply current as a function of temperature;  $V_{DD} = 5 V$ ; COMIN =  $V_{DD}$ .




Fig.5 Supply current as a function of the supply voltage;  $T_{amb} = +25$  °C.




Fig.6 Output sink current as a function of the output voltage.




Fig.7 Output source current as a function of the output voltage.




Fig.8 Reset and save times as a function of the external capacitor (C<sub>CT</sub>).

## Notes to Fig.8

- 1.  $t_R$  (typ.) = (0.1 +  $C_{CT}$ ) ms.
- 2.  $t_S$  (typ.) = (0.01 + 0.1C<sub>CT</sub>) ms.

### **APPLICATION INFORMATION**




Fig.9 Typical power-ON reset circuit for a microcontroller/microprocessor system; (when not used, COMIN must be connected to  $V_{DD}$ ).




Fig. 10 Data retention circuit for memory back-up systems.

703




Fig. 11 Data retention circuit with external switchable reset for systems with a single voltage supply.

# Note to Fig.11

1. For external reset application, the SELECT input must be debounced.