

T-49-19-08 **ADVANCE INFORMATION**

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

PIC1650A

8 BIT MICROCOMPUTER

FEATURES

- User Programmable
- Intelligent Controller for Stand-Alone Applications
- 32 8-Bit RAM Registers
- 512 x 12-Bit Program ROM
- Arithmetic Logic Unit
- Real Time Clock Counter
- Self-contained Oscillator
- Access to RAM Registers Inherent in Instruction
- Wide Power Supply Operating Range (4.5V to 7.0V)
- Available in Two Temperature Ranges: 0° to 70°C and -40° to 85°C
- 4 Sets of 8 User Defined TTL-Compatible Input/ Output Lines
- 2 Level Stack

The PIC1650A microcomputer is an MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and other system control functions can be done at the same time due to the power of the 8-bit CPU.

The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays, control electronic games and




Fig.1 Pin connections - top view

provide enhanced capabilities to vending machines, traffic lights, radios, television, consumer appliances, industrial timing and control applications. The 12-bit instruction word format provides a powerful yet easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.




Fig. 2 PIC1650A block diagram

T-49-19-08

一では天然の

9.30 3.05 6.04

PIC1650A

The PIC 1650A is fabricated with N-Channel Ion Implant technology resulting in a high performance product with proven reliability and production history. Only a single wide range power supply is required for operation, and an on-chip oscillator provides the operating clock with only an external RC network (or buffered crystal oscillator signal, for greater accuracy) to establish the frequency. Inputs and outputs are TTL-compatible.

Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICAL, eliminating the burden of coding with ones and zeros. PICAL is available in a Fortran IV version that can be run on many popular computer systems. Once the application program is developed several options are available to insure proper performance. The PIC's operation can be verified in any hardware application by using the PIC 1664B. The PIC 1664B is a ROM-less PIC microcomputer with additional pins to connect external PROM or RAM and to accept HALT commands. The PFD 1000 Field Demo System is available containing a PIC 1664B with sockets for erasable CMOS PROMs Finally, the PICES (PIC In-Circuit Emulation System) provides the user with emulation and debugging capability in either a stand-alone mode or operation as a peripheral to a larger computer system. Easy program debugging and changing is, facilitated because the user's program is stored in RAM. With these development tools, the user can quickly and confidently order the masking of the PIC's ROM and bring his application into

A PIC Series Microcomputer Data Manual is available which gives additional detailed data on PIC based system design.

ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC series microcomputer is based on a register file concept with simple yet powerful commands designed to emphasize bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the PIC is composed of three functional elements connected together by a single bidirectional bus: the Register File composed of 32 addressable 8-bit registers, an Arithmetic Logic Unit, and a user-defined Program ROM composed of 512 words each 12 bits in width. The Register File is divided into two functional groups: operational registers and general registers. The operational registers include, among others, the Real Time Clock Counter Register, the Program Counter (PC), the Status Register, and the I/O Registers. The general purpose registers are used for data and control information under command of the instructions.

The Arithmetic Logic Unit contains one temporary working register or accumulator (W Register) and gating to perform Boolean functions between data held in the working register and any file register.

The Program ROM contains the operational program for the rest of the logic within the controller. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations can be performed by Bit Test and Skip instructions, Jump instructions, Call instructions, or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting. Activating the MCLR input on power up initializes the ROM program to address 777s.

PIN FUNCTIONS

Signal	Function							
OSC (Input)	Oscillator input. This signal can be driven by an external oscillator if a precise frequency of operation is required or an external RC network can be used to set the frequency of operation of the internal clock generator. This is a Schmitt trigger input.							
RTCC (Input)	Real Time Clock Counter. Used by the microprogram to keep track of elapsed time between events. The RTCC register increments on falling edges applied to this pin. This register can be loaded and read by the program. This is a Schmitt trigger input.							
RA0-7, RB0-7, RC0-7, RO0-7 (Input/output)	User programmable input/output lines. These lines can be inputs and/or outputs and are under direct control of the program.							
MCLR (input)	Master Clear. Used to initialize the internal ROM program to address 7776 and latch all I/O register high. Should be held low at least 1ms past the time when the power supply is valid. This is a Schmitt trigger input,							
CLK OUT (output)	A signal derived from the internal oscillator. Used by external devices to synchronize themselves to PIC timing.							
TEST	Used for testing purposes only. Must be grounded for normal operation.							
Voo	Primary power supply.							
Vxx	Output Buffer power. Used to enhance output current sinking capability.							
Vss	Ground							

REGISTER FILE ARRANGEMENT

File (Octal)	Function											
F0	Not a physically implemented register. F0 calls for the contents of the File Select Register (low order 5 bits) to be used to select a file register. F0 is thus useful as an indirect address pointer. For example, W+F0-W will add the contents of the file register pointed to by the FSR (F4) to W and place the result in W.											
F1	Real Time Clock Counter Register. This register can be loaded and read by the microprogram. The RTCC register keeps counting up after zero is reached. The counter increments on the falling edge of the input RTCC.											
F2	Program Co	unter (PC).The F	C is automa	tically increa	mented durin	na aach inete	uction avala	and ann h	vritten into unde			
F3	Status Word	Register, F3 can	be altered i	under progra	m control or	aly via bit set	, bit clear, or	MOVWF F3	program contro instruction.			
		(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)			
		1	1	1	1	1	Z	DC	С			
	C (Carry): For ADD and SUB instructions, this bit is set if there is a carry out from the most significant bit of the resultant. For ROTATE instructions, this bit is loaded with either the high or low order bit of the source. DC (Digit Carry):For ADD and SUB instructions, this bit is set if there is a carry out from the 4th low order bit of the resultant. Z (Zero): Set if the result of an arithmetic operation is zero.											
	, ,				ition is zero.							
	Bits: 3-7	These bits are	e defined as	logic ones.	ition is zero.							
F4	Bits: 3-7 File Select R	These bits are egister (FSR). Lo	e defined as ow order 5 b	logic ones.	ition is zero. used. The FS	R is used in o	enerating ef	lective file reg				
F4 F5	Bits: 3-7 File Select R	These bits are egister (FSR). Lo am control. When	e defined as ow order 5 b	logic ones.	ition is zero. used. The FS	R is used in o	enerating eft 3 bits are rea	lective file reg d as ones.				
	Bits: 3-7 File Select R under progra	These bits are egister (FSR). Lo am control, When A (A0-A7)	e defined as ow order 5 b	logic ones.	ition is zero. used. The FS	R is used in o	jenerating eft 3 bits are rea	lective file reg d as ones.				
F5	Bits: 3-7 File Select R under progra I/O Register	These bits are egister (FSR). Lo am control. When A (A0-A7) B (B0-B7)	e defined as ow order 5 b	logic ones.	ition is zero. used. The FS	R is used in o	jenerating eff 3 bits are rea	lective file reg d as ones.				
F5 F6	Bits: 3-7 File Select R under progre I/O Register I/O Register	These bits are egister (FSR). Loam control. When A (A0-A7) B (B0-B7) C (C0-C7)	e defined as ow order 5 b	logic ones.	ition is zero. used. The FS	R is used in o	jenerating eft 3 bits are rea	lective file reg d'as ones.				

PIC1650A

Basic Instruction Set Summary

Each PIC instruction is a 12-bit word divided into an OP code which specifies the instruction type and one or more operands which further specify the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "I" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed. If "d" is zero, the result is placed in the

PIC W register. If "d" is one, the result is returned to the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

For an oscillator frequency of 1MHz the instruction execution time is 4 usec, unless a conditional test is true or the program counter is changed as a result of an instruction. In these two cases, the instruction execution time is 8 usec.

BYTE-ORIENTED FILE REGISTER OPERATIONS

(11-6)(4-0)OP CODE d f (FILE #)

For d = 0, $f \rightarrow W$ (PICAL accepts d = 0 or d = W in the mnemonic) d = 1, f-f (If d is omitted, assembler assigns d =

_ Inei	Instruction-Binary (Octal)			tal)	Name	Mnemonic, C	perands	Operation	Status Affected
	000	000	000	(0000)	No Operation	NOP			None
000	000	1 f f	fff	(0040)	Move W to f (Note 1)	MOVWF	f	W→f	None
000	001	000	000	(0100)	Clear W	CLRW	_	0W	7
000	001	1 / /	f t f	(0140)	Clear f	CLRF	f	0→1	ž
000	010	dff	111	(0200)	Subtract W from f	SUBWF	f, d	f - W→d [[+₩+1→d]	C,DC,Z
000	011	dfl	f f f	(0300)	Decrement f	DECF	f, d	f - 1→d	7
000	100	dft	ftf	(0400)	Inclusive OR W and f	IORWF	f, d	WVf-•d	ž
000	101	dff	111	(0500)	AND W and f	ANDWF	f, d	W•1d	ž
000	110	dff	fff	(0600)	Exclusive OR W and f	XORWF	f, d	W⊕f→d	ž
000	111	dff	fff	(0700)	Add W and f	ADDWF	f, d	W+f→d	C.DC.Z
001	000	d f f	111	(1000)	Move f	MOVF	f, d	f⊸d	Z Z
001	001	dff	f f f	(1100)	Complement f	COMF	f, d	Ī→d	ž
001	010	dff	111	(1200)	Increment f	INCF	f, d	(+1d	ž
001	011	dff	fff	(1300)	Decrement f, Skip if Zero	DECFSZ	f, d	f - 1→d, skip if Zero	None
001	100	dff	fff	(1400)	Rotate Right f	RRF	f, d	f(n)-d(n-1),f(0)-C, C-d(7)	
001	101	dff	fff	(1500)	Rotate Left f	RLF	f, d	f(n)-d(n+1), f(7)-C, C-d((
001	110	dif	111	(1600)	Swap halves f	SWAPF	f, d	f(0-3)≒f(4-7)→d	None
001	111	dff	111	(1700)	Increment f, Skip if Zero	INCFSZ	f, d	f+1-d, skip if zero	None
BIT-O	RIEN	TED			(11-8)	7-5)	(4-0)		

FILE REGISTER OP CODE **OPERATIONS**

b (BIT #) f (FILE #)

	Instruction-Binary (Octal)	Name	Mnemonic, Operands	Operation	Status Affected
1	010 0bb bif fif (2000)	Bit Clear f	BCF f, b	0-f(b)	None
	010 1bb bif fif (2400)	Bit Set f	BSF f, b	1-f(b)	None
	011 0bb bif fif (3000)	Bit Test f, Skip if Clear	BTFSC f, b	Bit Test f(b): skip if clear	None
	011 1bb bif fif (3400)	Bit Test f, Skip if Set	BTFSS f, b	Bit Test f(b): skip is set	None

(11-8)(7-0)LITERAL AND CONTROL OP CODE k (LITERAL) **OPERATIONS**

Instruction-Binary (Octal)	Name	Mnemonic, Oper	ands Operation	Status Affected
100 0 kk kkk kkk (4000) 100 1 kk kkk kkk (4400) 101 kkk kkk kkk (5000) 110 0 kk kkk kkk (6000) 110 1 kk kkk kkk (6400) 111 0 kk kkk kkk (7000) 111 1 kk kkk kkk (7400)	Return and place Literal in Call subroutine (Note 1) Go To address (k is 9 bits) Move Literal to W Inclusive OR Literal and W AND Literal and W Exclusive OR Literal and W	CALL k GOTO k MOVLW k IORLW k ANDLW k	k-W, Stack-PC PC+1 - Stack, k - PC k-PC k-W kVW-W k*W-W k*W-W	None None None None Z Z

NOTES:

The 9th bit of the program counter in the PIC is zero for a CALL and a MOVWF F2. Therefore, subroutines must be located in program memory locations 0-377₈. However, subroutines can be called from anywhere in the program memory since the Stack is 9 bits wide.
 When an I/O register is modified as a function of itself, the value used will be that value present on the output pins. For example, an output pin which has been latched high but is driven low by an external device, will be relatched in the low state.

SUPPLEMENTAL INSTRUCTION SET SUMMARY

The following supplemental instructions summarized below represent specific applications of the basic PIC instructions. For example, the "CLEAR CARRY" supplemental instruction is equivalent to the basic instruction BCF 3,0 ("Bit Clear, File 3, Bit 0"). These instruction mnemonics are recognized by the PIC Cross Assembler (PICAL).

Instruction-Binary (Octal)	Name	Mnemonic, Operands	Equivalent Operation(s)	Status Affected	
010 000 000 011 (20	3) Clear Carry	CLRC	BCF 3, 0	_	
010 100 000 011 (24	3) Set Carry	SETC	BSF 3, 0	_	
010 000 100 011 (20	Clear Digit Carry	CLRDC	BCF 3, 1	-	
010 100 100 011 (24	3) Set Digit Carry	SETDC	BSF 3, 1	_	
010 001 000 011 (21	3) Clear Zero	ÇLRZ	BCF 3, 2	_	
010 101 000 011 (25	3) Set Zero	SETZ	BSF 3, 2	-	
011 100 000 011 (34	3) Skip on Carry	SKPC	BTFSS 3, 0	_	
011 000 000 011 (30	Skip on No Carry	SKPNC	BTFSC 3, 0	_	
011 100 100 011 (34	Skip on Digit Carry	SKPDC	BTFSS 3, 1	_	
011 000 100 011 (30	Skip on No Digit Carry	SKPNDC	BTFSC 3, 1	_	
011 101 000 011 (35	Skip on Zero	SKPZ	BTFSS 3, 2	_	
011 001 000 011 (31	3) Skip on No Zero	SKPNZ	BTFSC 3, 2		
001 000 1ff fff (10) Test File	TSTF f	MOVF f, 1	Z	
001 000 011 111 (10)) Move File to W	MOVFW f	MOVF f, 0	Z	
001 001 1ff fff (11 001 010 dff fff (12		NEGF f,d	COMF f, 1 INCF f, d	z	
011 000 000 011 (30 001 010 dff fff (12	, , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ADDCF f, d	BTFSC 3,0 INCF f, d	z	
011 000 000 011 (30 000 011 dff fff (03		SUBCF f,d	BTFSC 3,0 DECF f, d	Z	
011 000 100 011 (30 001 010 dff fff (12		ADDDCF i,d	BTFSG 3,1 INCF f,d	z	
011 000 100 011 (30 000 011 dff fft (03		SUBDCF f,d	BTFSC 3,1 DECF f,d	z	
101 kkk kkk kkk (50) Branch	Bk	GOTO k	-	
011 000 000 011 (30 101 kkk kkk kkk (50		BC k	BTFSC 3,0 GOTO k	-	
011 100 000 011 (34 101 kkk kkk kkk (50		BNC k	BTFSS 3,0 GOTO k	_	
011 100 100 011 (30 101 kkk kkk kkk (50		BDC k	BTFSC 3,1 GOTO k	_	
011 001 000 011 (34 101 kkk kkk kkk (50		BNDC k	BTFSS 3,1 GOTO k	_	
011 101 000 011 (31) 101 kkk kkk kkk (50)	• 1	BZ k	BTFSC 3,2 GOTO k	-	
011 101 000 011 (35 101 kkk kkk kkk (50	· 1	BNZ k	BTFSS 3,2 GOTO k	_	

I/O Interfacing

The equivalent circuit for an I/O port bit is shown below as it would interface with either the input of a TTL device (PIC is outputting) or the output of an open collector TTL device (PIC is inputting). Each I/O port bit can be individually time multiplexed between input and output functions under software control. When outputting through a PIC I/O Port, the data is latched at the port and the pin can be connected directly to a TTL gate input. When inputting data through an I/O Port, the port latch must first be set to a high level under program control. This turns off Q2, allowing the TTL open collector device to drive the pad, pulled up by Q1, which can source a minimum of 100µA. Care, however, should be exercised when using open collector devices due to the potentially high TTL leakage current which can exist in the high logic state.




Fig.3 Typical interface - bidirectional I/O line

Programming Cautions

The use of the bidirectional I/O ports are subject to certain rules of operation. These rules must be carefully followed in the instruction sequences written for I/O operation.

Bidirectional I/O Ports

The bidirectional ports may be used for both input and output operations. For input operations these ports are nonlatching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output are latened and remain unchanged until the output latch is rewritten. For use as an input port the output latch must be set in the high state. Thus the external device inputs to the PIC circuit by forcing the latched output line to the low state or keeping the latched output high. This principle is the same whether operating on individual bits or the entire port.

Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when using these instructions. As an example a BSF

operation on bit 5 of F7 (port RC) will cause all eight bits of F7 operation on bits of F/ (port RC) will cause all eight offs of F/ to be read into the CPU. Then the BSF operation takes place on bit 5 and F7 is re-output to the output latches. If another bit of F7 is used as an input (say bit 0) then bit 0 must be latched high. If during the BSF instruction on bit 5 an external device the BSF instruction will leave bit 0 latched low after execution. In this state bit 0 cannot be used as an input until it is again latched high by the programmer. Refer to the examples below.

Successive Operations on Bidirectional I/O Ports

Care must be exercised if successive instructions operate on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU (MOVF, BIT SET, BIT CLEAR, and BIT TEST) is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. This will happen if the (See I/O Timing Diagram) is greater than \(\frac{1}{2} \text{try} \) (min). When in doubt, it is better to separate these instructions with a NOP or other instruction.

Fig.4 Example 1




Fig.5 Example 2

ELECTRICAL CHARACTERISTICS

Maximum Ratings*	
Temperature Under Bias	25° C
Storage Temperature55°C to +15	50° C
Voltage on any pin with Respect to Vss0.3V to +1	2.0V
Power Dissipation 1000	0mW
Power Dissipated by any one I/O pin (Note 1)	nmW
Power Dissipated by all I/O pins (Note 1)	0mW

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Conditions (unless otherwise stated):

DC CHARACTERISTICS

Operating Temperature $T_A = 0^{\circ}C$ to $\pm 70^{\circ}C$

Characteristic	Sym	Min	Тур	Max	Units	Conditions
Primary Supply Voltage	V _{DD}	4.5		7.0	v	
Output Buffer Supply Voltage	V _{xx}	4.5		10.0	v	(Note 2)
Primary Supply Current	Ioo	-	30	55	mA	All I/O pins high
Output Buffer Supply Current	Ixx		1	5	mA	All I/O pins high (Note 3)
Input Low Voltage	VIL	-0.2		0.8	V	
Input High Voltage (except MCLR, RTCC & OSC when driven externally)	Vjнi	2.4		V _{DO}	v	
Input High Voltage (MCLA, RTCC & OSC)	V1H2	V _{op} →1	_	Voo	V	
Output High Voltage	VoH	2.4	_	VDO	٧	I _{OH} = -100μA provided by internal pullups (Note 4)
Output Low Voltage (I/O only)	V _{OL1}	_	_	0.45	V	I _{OL} = 1.6mA, V _{XX} = 4.5V
		_	_	0.90	v	I _{OL} = 5.0mA, V _{xx} = 4.5V
		-		0.90	v	I _{OL} = 5.0mA, V _{XX} = 8.0V
		_		1.20	v	I _{OL} = 10.0mA, V _{XX} = 8.0V
		_	_	2.0	v	I _{OL} = 20.0mA, V _{xx} = 8.0V (Note 5)
Output Low Voltage (CLK OUT)	V _{OL2}	_	_	0.45	٧	IoL = 1.6mA (Note 5)
Input Leakage Current (MCLR, RTCC)	Icc	-10		+10	μA	V _{SS} ≤ V _{IN} ≤ V _{DD}
Input Low Current (all I/O ports)	II.	-0.2	-0.6	-1.6	mA	V _{IL} = 0.4V internal pullup
Input High Current (all I/O ports)	In	-0.1	-0.4		mA	V _{IH} = 2.4V

NOTES:

- 1. Power dissipation for I/O pins is calculated by
 - $\Sigma (V_{CC} V_{IL}) (|I_{IL}|) + \Sigma (V_{CC} V_{OH}) (|I_{OH}|) + \Sigma (V_{OL}) (I_{OL}).$ The term I/O refers to all interface pins; input, ouput or I/O.
- 2. Vxx supply drives only the I/O ports.
- 3. The maximum Ixx current will be drawn when all I/O ports are outputting a High.
- 4. Positive current indicates current into pin, Negative current indicates current out of pin. 5. Total I_{OL} for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.

SECTION OF THE PROPERTY OF THE



PIC1650A

Standard Conditions (unless otherwise stated):

AC CHARACTERISTICS

Operating Temperature T_A = 0°C to +70°C

Characteristic	Sym	Min	Тур	Max	Units	Conditions
Instruction Cycle Time	tcy	4	_	20	μs	0.2MHz -1.0MHz external time base (Note 1)
RTCC Input						
Period	tar	tcy		_	_	
High Pulse Width	tern	1/2 tcy	_	_		
Low Pulse Width	teru	1/2 tcy	_			(Note 2)
I/O Ports						
Data Input Setup Time	ts	_	_	%tcy-125	ns	
Data Input Hold Time	tn	0		_	ns .	
Data Output Propagation Delay	tpd	-	500	800	ns	Capacitive load = 50pF
OSC Input						
External Input Impedance High	Rosch	_	120	-	Ω	Vosc = 5V Applies to external
External Input Impedance Low	Roscu	- 1	105	_	Ω	Vosc = 0.4V OSC drive only.

NOTES:

Instruction cycle period (tex) equals four times the input oscillator time base period.
 Due to the synchronous timing nature between CLK OUT and the sampling circuit used on the RTCC input, CLK OUT may be directly tied to the RTCC input.

T-49-19-08

PIC1650A




Fig.6 I/O timing




Fig.7 CLK OUT timing




Fig.8 RTCC timing




Fig.9 Schmitt trigger characteristics

PIC 1650A OSCILLATOR OPTIONS (TYPICAL CIRCUITS)




Fig.10 RC option operation




Fig.11 Buffered crystal input operation




Fig.12 External clock input operation

Fig.13 Master clear




Fig.14 Output sink current graph




Fig.15 Von VS Ion (I/O ports)




Fig.16 Power supply current vs temperature

PIC1650A EMULATION CAUTIONS

When emulating a PIC1650A using a PICES development system certain precautions should be taken.

- A. Be sure that the PICES Module being used is programmed for the PIC1650A mode. (Refer to PICES Manual). The PIC1664B contained within the module should have the MODE pin #22 set to a high state.

 - This causes the MCLR to force all I/O registers high. The OSC 1 pin #59 becomes a single clock input pin. The interrupt system becomes disabled and the RTCC
 - always counts on the trailing edges.
 - 4. Bits 3 through 7 on file register F3 are all ones.
- B. Make sure to only use two levels of stack within the

- C. Make sure all I/O cautions contained in this spec sheet are used.
- D. Be sure to use the 40 pin socket for the module plug.
- E. Make sure that during an actual application that the MCLR input swings from a low to high level a minimum of 1msec after the supply voltage is applied.
- F. If an external oscillator drive is used, be sure that it can drive the 120Ω input impedance of the OSC pin on the PIC1650A.
- G. The cable length and internal variations may cause some parameter values to differ between the PICES module and a production PIC1650A,