LTR								R	EVISI	ONS										
			DESCRIPTION DATE (YR-MO-DA)							,		APPR	OVED	)						
Α	Adde throu	dded 3 devices, 02 - 04. Updated format, editorial change 94-10- iroughout							10-25	j			M. A	. Frye						
В	Add	05 de\	vice, u	pdate	format	t, edito	orial ch	anges	s throu	ighout.			97-	-02-26	3			Ray f	Monnin	)
													Ÿ							
							<b></b>		<u> </u>			1								
SHEET																				
SHEET REV	В	В	В	В	В	В														
SHEET REV SHEET	15	B 16	B 17	18	19	B 20														
SHEET REV SHEET REV STATUS	15 S		-	18 REV	19	⊢—	B 1	B 2	В	В	В	8	B 7	8	B	B 10	B 11	B 42	B 13	╄
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16	-	18 REV	19 ET	20	1	B 2	B 3	B 4	B 5	6	7	8 SUPP	9 LY CE	B 10	11 COL	12	13	B 1/
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA	15 S ANDARI OCIRCU	16 D JIT	-	18 REV SHE PRE	19 EET EPARE Keni	20 D BY	1 lice		3	4	5	6 DEFE	7 NSE S	8 SUPPI LUME	9 LY CE	10 INTER	11 COLI 13216	12 UMBU	13 S	╄
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA  MICRO DRA  HIS DRAWIN OR USE BY	ANDARI OCIRCU AWING	D JIT	17 E	18 REV SHE PRE	EFT EPARE Kenn CKEE Jeff I	ED BY neth R Bowlin	1 dice	2	3	MIC ERA	5 ROC	6	7 CO	8 SUPPI LUME	9 LY CE BUS, C	10 INTER	11 COLI 3216	12 UMBU	13 IS	₩.
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STATUS MICRO DRA  HIS DRAWIN OR USE BY ND AGENCIE EPARTMENT	ANDARI OCIRCU AWING IG IS AV. ALL DEP.	D JIT	17 E	18 REV SHE PRE	EFT EPARE Kenn CKEE Jeff I	ED BY neth R Bowlin ED BY ael A. G APPI 2-03-2	ice Frye ROVA	2	3	MIC ERA MO	FROC ASEA NOLI	6 DEFE	7 CO	8 SUPPI LUME EMOF RAM ON	9 LY CE BUS, C	10 INTER OHIO 4	11 13216 L, CM	12 UMBU	13 UV CE,	1.
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA  MICRO DRA	ANDARI OCIRCU AWING IG IS AV. ALL DEP.	D JIT	17 E	18 REV SHE PRE	EFT EPARE Kenn ECKEE Jeff I	ED BY neth R Bowlin ED BY ael A. G APPI 2-03-2	ice Frye ROVA	2	3	MIC ERA MO	FROC ASEA NOLI	6 DEFE	7 CO T, ME PROG SILIC	8 SUPPI LUME EMOF RAM ON	9 LY CE BUS, C	10 INTER OHIO 4	11 13216 L, CM	12 UMBU	13 IS	14

DESC FORM 193


JUL 94

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E020-97

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
  - 1.2 PIN. Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	<b>Propagation Delay</b>
01		128-Macrocell EPLD	35 ns
02		128-Macrocell EPLD	30 ns
03		128-Macrocell EPLD	25 ns
04		128-Macrocell EPLD	20 ns
05		128-Macrocell EPLD	15 ns

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<b>Terminals</b>	Package style
X	CMGA15-PN	68	pin grid array package 2/
Y	GQCC1-J68	<del>6</del> 8	J-leaded chip carrier 2/
Z	See figure 1	<del>6</del> 8	quad flat package 2/

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage to ground potential 2.0 V dc to +7.0 V dc DC Input voltage 2.0 V dc to +7.0 V dc Maximum power dissipation 3/ 2.5 W Lead temperature (soldering, 10 seconds) +260°C Thermal resistance, junction-to-case ( $\theta_{IC}$ ): Case outlines X and Y See MII-STD-1835 Case outline Z 10°C/W 4/ Junction temperature (T;) +175°C Storage temperature range -65°C to +150°C Temperature under bias -55°C to +125°C

Endurance 25 erase/write cycles (minimum)
Data retention 10 years minimum

Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-HDBK-103.

2/ Lid shall be transparent to permit ultraviolet light erasure.

Must withstand the added P<sub>D</sub> due to short circuit test (e.g., I<sub>SC</sub>).
 When the thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89468
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 2

DESC FORM 193A JUL 94 ■ 9004708 0026882 144

1.4	Recomme	nded oper	ating cor	nditions.
-----	---------	-----------	-----------	-----------

Supply voltage (V <sub>CC</sub> )	+4.5 V dc to +5.5 V d
Supply voltage (V <sub>CC</sub> )Ground voltage (GND)	0 V dc
Input high voltage (Viu)	2.2 V dc minimum
Input high voltage (V <sub>II</sub> )	0.8 V dc maximum
Case operating temperature range (T <sub>A</sub> )	-55°C to +125°C

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### **SPECIFICATION**

**MILITARY** 

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

**MILITARY** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Microcircuit Case Outlines.

#### **HANDBOOKS**

#### **MILITARY**

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with figure 1 and 1.2.2 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-89468
	REVISION LEVEL B	SHEET 3

DESC FORM 193A JUL 94 9004708 0026883 080

- 3.2.3 Truth tables. The truth tables shall be as specified on figure 3.
- 3.2.3.1 <u>Unprogrammed or erased devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 3. When required in screening (see 4.2 herein) or qualification conformance inspection, groups A, B, C, or D (see 4.3 herein), the devices shall be programmed by the manufacturer prior to test. A minimum of 50 percent of the total number of cells shall be programmed or at least 25 percent of the total number of cells to any altered item drawing.
- 3.2.3.2 <u>Programmed devices</u>. The truth table for programmed devices shall be as specified by an attached altered item drawing.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Processing EPLD's</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.10.1 <u>Erasure of EPLD's</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.10.2 <u>Programmability of EPLD's</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.10.3 <u>Verification of erasure or programmed EPLD's</u>. When specified, devices shall be verified as either programmed (see 4.5 herein) to the specified pattern or erased (see 4.4 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

S962-89468

REVISION LEVEL
B

SHEET
4

DESC FORM 193A JUL 94 ■ 9004708 0026884 Tl7 ■

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions	Group A	Device	Li	mits	Unit
1 631	Зупівн	-55°C≤T <sub>C</sub> ≤+125°C 4.5V ≤ V <sub>CC</sub> ≤ 5.5V unless otherwise specified	subgroups	types	Min	Max	
Output high voltage	V <sub>ОН</sub>	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2.2 V, I <sub>OH</sub> = -4.0 mA, V <sub>IL</sub> = 0.8 V	1, 2, 3	All	2.4		V
Output low voltage	v <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2.2 V, I <sub>OL</sub> = 8.0 mA, V <sub>IL</sub> = 0.8 V	1, 2, 3	Ali		0.45	V
Input high voltage 1/2/	V <sub>IH</sub>		1, 2, 3	All	2.2		V
Input low voltage	V <sub>IL</sub>		1, 2, 3	All		0.8	V
Input leakage current	lix	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V and GND	1, 2, 3	All	-10	10	uA
Output leakage current	loz	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V and GND	1, 2, 3	All	-40	40	uA
Output short circuit current 2/3/	Isc	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0.5 V	1, 2, 3	All	-30	-90	mA
Power supply current 2/ 4/	lcc1	V <sub>CC</sub> = 5.5 V, I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = V <sub>CC</sub> to GND, f = 1/t <sub>PD1</sub>	1, 2, 3	All		700	mA
Power supply current 4/ (Standby)	I <sub>CC2</sub>	V <sub>CC</sub> = 5.5 V, I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = GND	1, 2, 3	Ali		300	mA
Input capacitance 2/	CIN	V <sub>CC</sub> = 5.0 V, V <sub>IN</sub> = 0.0 V, T <sub>A</sub> = 25°C, f = 1MHz (see 4.3.1c)	4	All		10	pF
Output capacitance 2/	c <sub>out</sub>	V <sub>CC</sub> = 5.0 V, V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = 25°C, f = 1MHz (see 4.3.1c)	4	All		20	pF
Functional tests		See 4.3.1d	7,8A,8B	All			

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

S962-89468

REVISION LEVEL
B

SHEET
5

DESC FORM 193A JUL 94 9004708 0026885 953

PD1	-55°C≤T <sub>C</sub> ≤+125°C 4.5V ≤ V <sub>CC</sub> ≤ 5.5V unless otherwise specif External Synchronous Swit See figure 5 <u>5</u> /	ied subgroup	01 02 03	Min	35 30	
	External Synchronous Swit	tching Characteristic	01 02 03		35	
	See figure 5 <u>5</u> /	9, 10, 11	02 03		35	
		9, 10, 11	03		1 20	_
1D2				1	25	_ กร
,D2	-		04	ļ	20	-
3D3			05		15	<del> </del>
-U2		9, 10, 11	01 02	<del> </del>	55 46	_ ns
ĺ			03		40	_
			05		25	<u>†</u>
			01		55	ns
-D3		9, 10, 11	02		44	-  '''
				-		-
		<u> </u>	05		23	<del>-</del>
		9, 10, 11	01		75	ns
			02		60	-[
1			04		43	-
	•	-		1		
<b>E</b> A		9, 10, 11	01	<del></del>	35	ns
			03		25	-
			04 05		<u>20</u>   15	-
		0 10 11				ns
ĒR ∣		8, 10, 11	02		30	-  ''3
			03	<u> </u>		-
		ļ	05		15	<b> </b>
201		9, 10, 11	01		20	_ ns
,01			02	<b>_</b>	16	-
			04		8	1
	•	-	05		+7	+
CO2		9, 10, 11	01		42	ns
			03	<u> </u>	30	-
		·	04	<del> </del>	17	+
		0.40.44		25	1	1
		9, 10, 11	01	25		- ns
S1		ł	02	20		_i
51			02 03 04	15 13		-
	PD4	PD4	9, 10, 11  9, 10, 11  9, 10, 11  9, 10, 11  9, 10, 11	9, 10, 11	9, 10, 11	9, 10, 11  9, 10, 11  9, 10, 11  9, 10, 11  9, 10, 11  9, 10, 11  9, 10, 11  101  75  02  60  03  51  04  43  05  33  51  04  43  05  33  51  04  43  05  33  51  04  43  05  33  51  04  43  05  33  51  04  20  03  03  25  04  20  05  15  60  9, 10, 11  01  35  02  30  03  25  04  20  05  15  60  9, 10, 11  01  20  05  15  60  9, 10, 11  01  20  05  15  60  9, 10, 11  01  20  05  15  60  9, 10, 11  01  02  16  03  14  04  8  05  7  60  9, 10, 11  01  02  16  03  14  04  8  05  7  60  9, 10, 11  01  02  35  03  35  36

Powered by ICminer.com Electronic-Library Service CopyRight 2003

TABLE I. <u>Electrical performance characteristics</u> - Continued. Limits Conditions -55°C≤T<sub>C</sub>≤+125°C 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise specified See figure 5 <u>5</u>/ Symbol Unit Test Group A Device subgroups types Min Max 01 02 03 9, 10, 11 I/O input setup time to 45 36 29 26 20 ns <sup>t</sup>S2 synchronous clock input 04 2/6/ 0 9, 10, 11 All ns Input hold time from 6/ ιн synchronous clock input 12.5 9, 10, 11 Synchronous clock input 01 ns t<sub>WH</sub> 02 03 04 10 high time 05 9, 10, 11 กร 01 Synchronous clock input <sup>t</sup>WL 02 03 10 low time 04 05 35 30 25 22 01 02 9, 10, 11 ns Asynchronous clear width <sup>t</sup>RW 2/6/12/ 03 04 05 15 35 Asynchronous clear 9, 10, 11 01 ns <sup>t</sup>RR 02 03 04 recovery time 2/6/12/ 22 15 05 01 02 03 35 30 25 20 9, 10, 11 ns Asynchronous clear to <sup>t</sup>RO registered output delay 04 05 01 02 35 30 Asynchronous preset width 2/6/12/ 9, 10, 11 ns <sup>l</sup>PW 03 04 05 15 35 01 02 Asynchronous preset 9, 10, 11 ns t<sub>PR</sub> recovery time 2/6/12/ 03 04 05 15 35 30 25 20 9, 10, 11 01 02 ns Asynchronous preset to t<sub>PO</sub> registered output delay 03 04 05 01 9, 10, 11 ns Synchronous clock to t<sub>CF</sub> local feedback 2/ 14/ 02-05 input See footnotes at end of table. SIZE 5962-89468 **STANDARD** Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000** 7 **9004708 0026887 726 DESC FORM 193A** 

**JUL 94** 

Test	0	Conditions		Davis	Lit	nits	Unit
	Symbol	-55°C≤T <sub>C</sub> ≤+125°C 4.5V ≤ V <sub>CC</sub> ≤ 5.5V unless otherwise specified	Group A subgroups	Device types	Min	Max	Unit
External synchronous	t <sub>P</sub>	See figure 5 5/	9, 10, 11	01	45		ns
clock period (	1			02	36	<del> </del>	-
(t <sub>CO1</sub> + t <sub>S</sub> )	1			03	29		-
101 5/ 2/				04 05	12	+	-
External feedback		+	9, 10, 11	01	22.2	+	MHz
maximum frequency	MAX1		3, 10, 11	02	27.7	<del></del>	-  '''' '-
(1/(table + talk)		\$		03	34.5		-
(1/(t <sub>CO1</sub> +t <sub>S1</sub> )				04	47.6		-
<u> </u>		<u> </u>		05	58.8		
<u>2/ 16/</u>	_						
Internal local feedback	fMAX2		9, 10, 11	01	32.2	+	<b>-</b> i
maximum frequency,			-	02	43.4 55.5	<del>-</del>	-
lesser of 1/(t <sub>S1</sub> + t <sub>CF</sub> )	1			03 04	62.5	+	-
or 1/(t <sub>CO1</sub> ) S1 CF				05	76.9		-
Data path maximum	f	<del>†</del>	9, 10, 11	01	40.0		+
frequency, least of	fMAX3	1	3, 10, 11	02	50.0	<u> </u>	-
1/(han + han i)	Ī			03	62.5		<b>-</b>
(1/(C4 + tu)) or				04	71.4		
1/(t <sub>WL</sub> + t <sub>WH</sub> ), (1/(t <sub>S1</sub> + t <sub>H</sub> )) or (1/(t <sub>CO1</sub> ) 12/17/				05	100		_
	ļ	1	- 10 11	-	+		4
Maximum register toggle	<sup>f</sup> MAX4		9, 10, 11	01	40.0	+	-
frequency			l	02 03	50.0 62.5	-	-
frequency 1/(t <sub>WH</sub> + t <sub>W</sub> ) 12/18/				03	71.4	-	-{
12/ 19/	İ		1	05	100	+	-
Output data stable time	t <sub>ОН</sub>	<del>†</del>	9, 10, 11	All	3	+	ns
from synchronous clock input 12/19/	ОН						
		External Asynchronous Switchin	g Characteristic	S	· · · · · · · · · · · · · · · · · · ·	1	
<u>6</u> / Asynchronous clock input	tACO1	See figure 5 5/	9, 10, 11	01		35	ns
to output delay	ACOI	000gu.000 <u>0</u> .	(0, 10, 11	02	1	30	-   '''
	1			03		25	_
<u> </u>			}	04 05		20	_
		_		05		15	
2/ 20/	_		0.40.44		1		
Asynchronous clock input	tACO2		9, 10, 11	01		55	ns
to local feedback to				02	<del></del>	49	-{
combinatorial output				03		32	-
<del>!</del>	1			05	<del></del>	25	-
6/		-					
Dedicated input or	t <sub>AS1</sub>		9, 10, 11	01	8		ns
feedback setup time to	ASI			02	6		_
asynchronous clock input				03-05	5	1	
12/6/	<del> </del>	<del>- }</del>	<u> </u>	-	<del></del>	+	
	1		9, 10, 11	01	28		ns
1/O input setup time to	tAS2	}	(0, 10, 11	02	22		_
I/O input setup time to	}		·	03	19		<b>-</b> }
I/O input setup time to asynchronous clock input	1						
I/O input setup time to			*	04 05	18		_

TABLE I. Electrical performance characteristics - Continued. Limits Conditions -55° C≤T<sub>C</sub>≤+125° C 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise specified Group A **Device** Unit Symbol Test Min subgroups types Max 9, 10, 11 ns 01 Input hold time from t<sub>AH</sub> asynchronous clock input See figure 5 5/ 02 8 03 6 6 04 6/ 05 5 9, 10, 11 01 <u>16</u> ns Asynchronous clock input <sup>t</sup>AWH 02 14 high time 03 11 04 2/6/ 9 05 9, 10, 11 01 16 ns Asynchronous clock input <sup>t</sup>AWL low time 02 14 03 11 04.05 22 9, 10, 11 ns 01 Asynchronous clock to TACF 18 02 local feedback input 2/21/ 03 15 13 04 11 05 43 9, 10, 11 01 ns External asynchronous t<sub>AP</sub> 02 28 clock period 22 03 (taco1 + tas1) or (tawh + tawl) 14 04 2/ 16 05 9, 10, 11 MHz External feedback 01 23.2 MAXA1 02 27.7 maximum frequency in asynchronous mode 03 33.3 04 40 (1/(t<sub>AP</sub>) 2/22/ 05 50 MHz 9, 10, 11 Maximum internal 01 20 MAXA2 02 25 asynchronous frequency 29.4 1/(tas2 + tags) or 1/tac01 2/25/ 03 32.3 04 62.5 05 MHz 9, 10, 11 01 28.5 Data path maximum <sup>f</sup>MAXA3 33.3 frequency in 02 03 40 asynchronous mode 1/(t<sub>AWH</sub> + t<sub>AWL</sub>) or 1/(t<sub>AS1</sub> + t<sub>AH</sub>) or 1/t<sub>ACO1</sub> 12/ 24/ 50 04 66.6 9, 10, 11 MHz 01 31.2 Maximum asynchronous <sup>f</sup>MAXA4 02 35.7 register toggle 45.5 frequency 03 12/23/ 71.4 04 1/(tawh + tawl) 05 62.5 See footnotes at end of table. SIZE 5962-89468 **STANDARD** Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000** 9

■ 9004708 0026889 5T9 ■

Powered by ICminer.com Electronic-Library Service CopyRight 2003

DESC FORM 193A

**JUL 94** 

#### TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55° C≤T <sub>C</sub> ≤+125° C	Group A	Device types	Limits		Unit
1631	Symbol	4.5V ≤ V <sub>CC</sub> ≤ 5.5V unless otherwise specified	subgroups		Min	Max	
12/ 26/ Output data stable time from asynchronous clock input	<sup>t</sup> AOH	See figure 5 5/	9, 10, 11	All	12		ns

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to 2/ the limits specified in table I.
- 3/ For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed one second.
- 4/ Specified with device programmed as a 16-bit counter in each LAB. Tested with manufacturer test pattern and shall be made available upon request.
- AC tests are performed with input rise and fall times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 5/ to 3.0 V, and the output load on figure 4, circuit A.
- This parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on 6/ any output pin. This delay assumes no expander terms are used to form the logic function.

When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock. asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.

If an input signal is applied to an I/O pin an additional delay equal to t<sub>PIA</sub> should be added to the comparable delay for a dedicated input. If expanders are used add the maximum expander delay t<sub>EXP</sub> to the overall delay for the comparable delay without expanders.

- <u>7/</u> This parameter is the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
- This parameter is the delay from an input signal applied to a dedicated input pin to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic.
- This parameter is the delay from an input signal applied to an I/O macrocell pin to any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic.
- Transition is measured ± 0.5 V from steady state voltage on the output from the 1.5 V level on the input with the load on figure 4, circuit B.
- 11/ This specification is the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes that no expanders are used, register is synchronously clocked and all feedback is within the same LAB.
- Values guaranteed by design and are not tested.
- 13/ If data is applied to an I/O input for capture by a macrocell register, the I/O pin input set-up time minimums should be
- observed. These parameters are t<sub>S2</sub> for synchronous operation and t<sub>AS2</sub> for asynchronous operation.

  14/ This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, t<sub>S1</sub>, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB.
- This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs. All feedback is assumed to be local originating within the same LAB.
- 16/ This specification indicates the guaranteed maximum frequency at which a state machine with internal only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t<sub>CO1</sub>.

**STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000** 

SIZE 5962-89468 A REVISION LEVEL SHEET 10

**DESC FORM 193A JUL 94** 

**==** 9004708 0026890 210 **==** 


#### TABLE I. Electrical performance characteristics - Continued.

- 17/ This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes data input signals are applied to dedicated input pins and no expander logic is used. If any of the data inputs are I/O pins, t<sub>S2</sub> is the appropriate t<sub>S</sub> for calculation.
- 18/ This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycled by a clock signal applied to the dedicated clock input pin.
- 19/ This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.
- 20/ This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to acombinatorial output. This delay assumes no expanders are used in logic of combinatorial output or the asynchronous clock input. The clock signal is applied to the dedicated clock input pin and all feedback is within a single LAB.
- 21/ This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register setup time, t<sub>AS1</sub>, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes no expander logic in the clock path and assumes that the clock input signal is applied to a dedicated input pin.
- 22/ This parameter indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs and that no expander logic is employed in the clock signal path or data path.
- 23/ This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
- This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of 1/(t<sub>AWH</sub> + t<sub>AWL</sub>), 1/(t<sub>AS1</sub> + t<sub>AH</sub>) or 1/(t<sub>ACO1</sub>). It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
- 25/ This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal only feedback can operate. This parameter is determined by the lesser of (1/(t<sub>ACF</sub> + t<sub>AS</sub>)) or (1/(t<sub>AWH</sub> + t<sub>AWL</sub>)). If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t<sub>ACO4</sub>.
  - less than 1/t<sub>ACO1</sub>. This specification assumes no expander logic is utilized, all data inputs and clock inputs are applied to dedicated inputs, and all state feedback is within a single LAB.
- 26/ This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input applied to an external dedicated input pin.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-89468
	REVISION LEVEL B	SHEET 11

DESC FORM 193A JUL 94 9004708 0026891 157 🖿



Device types	All	Device types	All _
Case outlines	Y,Z	Case outlines	Y,Z
Terminal number 1/	Terminal symbol	Terminal number 1/	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34	/CLK   VCC  /O   35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63 64 66 67 68	VCC   VO   VO   VO   VO   VO   VO   VO	

1/ Terminal numbers are referenced to the electrical pin one.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89468
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	13

DESC FORM 193A JUL 94 9004708 0026893 T2T **=** 


						Case	outline	×				
1	2	3	4	5	6	7	8	9	10	11		
	1/0	1/0	1	ı	1	1/0	1/0	1/0	1/0		L	
1/0	1/0	1/0	1/0	GND	1	v <sub>cc</sub>	1/0	1/0	1/0	1/0	к	
1/0	1/0						-		1/0	1/0	J	
1/0	1/0								1/0	1/0	н	
1/0	vcc								GND	1/0	G	
1/0	1/0								1/0	1/0	F	
1/0	GND								vcc	1/0	E	
1/0	1/0								1/0	1/0	D	
1/0	1/0	1/							1/0	1/0	С	
1/0	1/0	1/0	1/0	vcc	I/ CLK	GND	1/0	1/0	I/O	1/0	В	
	1/0	1/0	1/0	1/0	1	1	1	1/0	1/0		A	
1	2	3	4	5	6	7	8	9	10	11	<b>↓</b>	
				во	TTOM V	'IEW						
<u>1</u> / Re	ference	mark		FIG	URE 2.	<u>Termina</u>	l conne	ections	s - Conti	inued.		
	MICEC	STAN		D RAWING				SIZ A				5962
		PPLY (	CENT	ER COL	.UMBUS	<b>;</b>		<del>.</del> .		REVI	SION LEVEL B	SHEET

Truth table					
Input pins		Output pins			
CP/I	I	I/O			
×	х	Z			

# NOTES:

- X = Don't care
   Z = High impedance

FIGURE 3. Truth table (unprogrammed).



# External combinatorial DEDICATED INPUT/ I/O INPUT **⊷** <sup>t</sup>PD1, 2, .3, 4 COMBINATORIAL OUTPUT - ter HIGH IMPEDANCE COMBINATORIAL DR THREE STATE REGISTERED DUTPUT <del>-</del> tea HIGH IMPEDANCE VALID OUTPUT THREE STATE External synchronous DEDICATED INPUT OR REGISTERED FEEDBACK tH/tCF ⊢ <sup>t</sup>WL ts1, 2 <sup>t</sup>WH SYNCHRONOUS CLOCK tRR/tPR tRW/tPW tco1toH-**ASYNCHRONOUS** CLEAR/RESET ⊷ tRO/tPO REGISTERED DUTPUTS tcoz COMBINATORIAL OUTPUT FROM REGISTERED FEEDBACK FIGURE 5. Switching waveforms. SIZE 5962-89468 **STANDARD** A **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000** В 16 **9004708 0026896 739 DESC FORM 193A**

**JUL 94** 

# External asynchronous




FIGURE 5. Switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89468
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	17

DESC FORM 193A JUL 94 9004708 0026897 675

- 3.11 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but will guarantee the number of program/erase endurance cycles listed in section 1.3 herein. The vendor's procedure shall be under document control and shall be made available upon request.
- 3.12 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability process. This test shall be done initially and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but will guarantee the number of years listed in section 1.3 herein. The vendors procedure shall be under document control and shall be made available upon request. Data retention capability shall be guaranteed over the full military temperature range.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Prior to burn-in, the devices shall be programmed (see 4.7 herein) with a checkerboard pattern or equivalent (manufacturers at their option may employ an equivalent pattern provided it is a topologically true alternating bit pattern). The pattern shall be read before and after burn-in. Devices having bits not in the proper state after burn-in shall constitute a device failure and shall be included in the Percent Defective Allowable (PDA) calculation and shall be removed from the lot. The manufacturer as an option may use built-in test circuitry by testing the entire lot to verify programmability and AC performance without programming the user array.
  - b. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition C or D may be used. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - c. Interim and final electrical parameters shall be as specified in table II herein.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
- 4.3.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
  - c. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial characterization and after any process or design changes which may affect input or output capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
  - d. See 4/ of table II.
  - e. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. Procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89468
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET <b>18</b>

DESC FORM 193A JUL 94 9004708 0026898 501 📟

- f. Devices shall be tested for programmability and ac performance compliance to the requirements of Group A, subgroups 9, 10, and 11. Either of two techniques is acceptable:
  - (1) Testing all devices submitted for test using additional built-in test circuitry which allows the manufacturer to verify programmability and ac performance without programming the user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 9, 10, and 11, group A testing per the sampling plan specified in MIL-STD-883, method 5005.
  - (2) If such compliance cannot be tested on an unprogrammed device, all samples submitted for testing shall be programmed in accordance with 3,2.3.1 or 3,2.3.2 as applicable. After completion of all testing, the devices shall be erased and verified except devices submitted to groups C and D testing.

TABLE II. Electrical test requirements. 1/2/3/4/

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table !)
Interim electrical parameters (pre burn-in) (method 5004)	1 .
Final electrical test parameters (method 5004) for programmed devices	1*, 2, 3, 7*, 8A, 8B, 9
Group A test requirements (method 5005)	1, 2, 3, 4**, 7, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8A, 8B

1/ \* indicates PDA applies to subgroup 1 and 7.

Any or all subgroups may be combined when using high-speed testers.

3/ \*\*\* see 4.3.1c

Subgroups 7, 8A, and 8B functional tests shall also verify that no cells are programmed for unprogrammed devices or that the altered item drawing pattern exists for programmed devices (see table II).

## 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) The devices selected for testing shall be programmed per 3.2.3.1 herein. After completion of testing, the devices shall be erased and verified (except devices submitted for group D testing).
  - (2) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (3)  $T_A = +125^{\circ}C$ , minimum.
  - (4) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89468
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	19

DESC FORM 193A JUL 94 **-** 9004708 0026899 448 **-**

- 4.4 <u>Frasing procedure</u>. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms. The intergrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of twentyfive Ws/cm<sup>2</sup>. The erasure time with this dosage is approximately 35 minutes using a ultraviolet lamp with a 12000 uW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum intergrated dose the device can be exposed to without damage is 7258 Ws/cm<sup>2</sup> (1 week at 12000 uW/cm<sup>2</sup>). Exposure of the device to high intensity UV light for long periods may cause permanent damage.
- 4.5 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

DESC FORM 193A JUL 94 **9004708 0026900 T9T** 

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-02-26

Approved sources of supply for SMD 5962-89468 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standardized military drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>3</u> /
5962-8946801XC	2/ 2/ 65786	CY7C342-35RMB EPM5128GM883B CY7C342B-35RMB
5962-8946801YA	2/ 2/ 65786	CY7C342-35HMB EPM5128GM883B CY7C342B-35HMB
5962-8946801ZA	<u>2</u> / 65786	CY7C342-35TMB CY7C342B-35TMB
5962-8946802XC	<u>2</u> / 65786	CY7C342-30RMB CY7C342B-35RMB
5962-8946802YA	2/ 65786	CY7C342-30HMB CY7C342B-35HMB
5962-8946802ZA	<u>2</u> / 65786	CY7C342-30TMB CY7C342B-35TMB
5962-8946803XC	65786	CY7C342B-25RMB
5962-8946803YA	65786	CY7C342B-25HMB
5962-8946803ZA	65786	CY7C342B-25TMB
5962-8946804XC	65786	CY7C342B-20RMB

See notes at end of table.

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

Page 1 of 2

**9**004708 0026901 926

Standardized military drawing PIN 1/	Vendor CAGE number	Vendor similar PIN <u>3</u> /
5962-8946804YA	65786	CY7C342B-20HMB
5962-8946804ZA	65786	CY7C342B-20TMB
5962-8946805XC	65786	CY7C342B-15RMB
5962-8946805YA	65786	CY7C342B-15HMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ Not available from an approved source.
- 3/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

65786

Vendor name and address

Cypress Semiconductor 3901 N. First Street San Jose, CA 95134

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

Page 2 of 2