


92D 10434

D T-46-23-15

HD74HC189 • 64-bit Random Access Memory

Information to be stored in the memory is written into the selected address location when the chip-select ($\bar{S}$) and the write-enable ($R/\bar{W}$) inputs are low. While the write-enable input is low, the memory outputs are off high-impedance. When a number of outputs are bus-connected, this off state neither loads nor drives the data bus; however, it permits the bus line to be driven by other active outputs or a passive pull-up.

Information stored in the memory (see function table for input/output phase relationship) is available at the outputs when the write-enable input is high and the chip-select input is low. When the chip-select input is high, the outputs will be off.

PIN ARRANGEMENT**FEATURES**

- High Speed Operation
- High Output Current: Fanout of 15 LSTTL Loads
- Wide Operating Voltage: $V_{CC}=2\sim 6V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: I_{CC} (static) $=4\mu A$ max. ($T_a=25^\circ C$)

FUNCTION TABLE

Function	Inputs		Outputs
	Chip Select	Write Enable	
Write	L	L	Z
Read	L	H	Complement of Data Entered
Inhibit	H	X	Z

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage Range	V_{CC}	$-0.5\sim +7.0$	V
Input Voltage	V_{IN}	$-0.5\sim V_{CC}+0.5$	V
Output Voltage	V_{OUT}	$-0.5\sim V_{CC}+0.5$	V
Output Current	I_{OUT}	± 35	mA
DC Current Drain per V_{CC}, GND	I_{CC}, I_{CND}	± 75	mA
DC Input Diode Current	I_{IK}	± 20	mA
DC Output Diode Current	I_{OK}	± 20	mA
Power Dissipation per Package	P_T	500	mW
Storage Temperature	T_{stg}	$-65\sim +150$	$^\circ C$



Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300

92D 10435 D

HD74HC189

T-46-23-15

■ DC CHARACTERISTICS

Item	Symbol	V _{CC} (V)	Test Conditions	T _a = 25°C			T _a = -40~+85°C		Unit
				min	typ	max	min	max	
Input Voltage	V _{IH}	2.0		1.5	—	—	1.5	—	V
		4.5		3.15	—	—	3.15	—	
		6.0		4.2	—	—	4.2	—	
	V _{IL}	2.0		—	—	0.5	—	0.5	V
		4.5		—	—	1.35	—	1.35	
		6.0		—	—	1.8	—	1.8	
Output Voltage	V _{OH}	2.0	V _{IK} = V _{IH} or V _{IL}	I _{OH} = -20μA	1.9	2.0	—	1.9	V
		4.5			4.4	4.5	—	4.4	
		6.0			5.9	6.0	—	5.9	
		4.5		I _{OH} = -6mA	4.18	—	—	4.13	
		6.0		I _{OH} = -7.8mA	5.68	—	—	5.63	
		6.0		I _{OH} = -7.8mA	5.68	—	—	5.63	
	V _{OL}	2.0	V _{IK} = V _{IH} or V _{IL}	I _{OL} = 20μA	—	0.0	0.1	—	V
		4.5			—	0.0	0.1	—	
		6.0			—	0.0	0.1	—	
		4.5		I _{OL} = 6mA	—	—	0.26	—	
		6.0		I _{OL} = 6mA	—	—	0.26	—	
		6.0		I _{OL} = 7.8mA	—	—	0.26	—	
Off-state output current	I _{OZ}	6.0	V _{IK} = V _{IH} or V _{IL} , V _{OUT} = V _{CC} or GND	—	—	±0.5	—	±5.0	μA
Input Current	I _{IK}	6.0	V _{IK} = V _{CC} or GND	—	—	±0.1	—	±1.0	μA
Quiescent Supply Current	I _{CC}	6.0	V _{IK} = V _{CC} or GND, I _{INT} = 0μA	—	—	4.0	—	40	μA

92D 10436 D

HD74HC189

T-46-23-15

■ AC CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

Item	Symbol	$V_{CC}(\text{V})$	Test Conditions	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		Unit
				min.	typ.	max.	min.	max.	
Access Time from Address	$t_{a(ad)}$	2.0		—	—	400	—	500	ns
		4.5		—	—	80	—	100	
		6.0		—	—	68	—	86	
Access Time from Chip Select (Enable Time)	$t_{a(cs)}$	2.0		—	—	300	—	380	ns
		4.5		—	—	60	—	76	
		6.0		—	—	52	—	66	
Sense Recovery Time	t_{SR}	2.0		—	—	450	—	560	ns
		4.5		—	—	90	—	112	
		6.0		—	—	76	—	96	
Disable Time from High or Low Level	t_{PXZ}	2.0	from $\bar{S}$	—	—	250	—	315	ns
		4.5		—	—	50	—	63	
		6.0		—	—	43	—	54	
	t_{PXZ}	2.0	from $R/\bar{W}$	—	—	300	—	380	ns
		4.5		—	—	60	—	76	
		6.0		—	—	52	—	66	
Setup Time	t_{su}	2.0	Address to $R/\bar{W}$	100	—	—	125	—	ns
		4.5		20	—	—	25	—	
		6.0		17	—	—	21	—	
	t_{su}	2.0	Data to $R/\bar{W}$	300	—	—	380	—	ns
		4.5		60	—	—	76	—	
		6.0		52	—	—	66	—	
	t_{su}	2.0	Chip Select to $R/\bar{W}$	300	—	—	380	—	ns
		4.5		60	—	—	76	—	
		6.0		52	—	—	66	—	
Hold Time	t_h	2.0	$R/\bar{W}$ to Address	50	—	—	65	—	ns
		4.5		10	—	—	13	—	
		6.0		9	—	—	11	—	
	t_h	2.0	$R/\bar{W}$ to Data	50	—	—	65	—	ns
		4.5		10	—	—	13	—	
		6.0		9	—	—	11	—	
	t_h	2.0	$R/\bar{W}$ to Chip Select	50	—	—	65	—	ns
		4.5		10	—	—	13	—	
		6.0		9	—	—	11	—	
Output Rise/Fall Time	t_{TLH} t_{THL}	2.0		—	—	60	—	75	ns
		4.5		—	—	12	—	15	
		6.0		—	—	10	—	13	
Input Capacitance	C_{in}	—		—	5	10	—	10	pF



PACKAGE INFORMATION

T-90-20

In the HD74HC series of HS-CMOS logic, either of plastic DIP and small outline packages can be selected.
For your ordering, please refer to the following package code.

● Package code of HS-CMOS Logic

HD74HC XXXXP


Package code (P: Plastic DIP, FP: Small outline package)
Individual device code
Series code of HS-CMOS logic
Initial code of Hitachi digital IC

■ PLASTIC DIP PACKAGE [Unit: mm (inch), scale: 1/1]


● 14-pin type

● 16-pin type

DP-14



DP-16




Note) For the present, both packages of 0.89 and 1.3 can be used. Please refer to the Technical Marketing Dept. for further details.


● 20-pin type

● 24-pin type

DP-20N



DP-24N



Note) Because this is under development, the dimensions may be changed partly.

0571

F-06




Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300

31

■ SMALL OUTLINE PACKAGE [Unit: mm (inch), scale: 1½]

● 14—pin type

● 16—pin type



● 20—pin type

