

DESCRIPTION

The HY5117404B is the new generation and fast dynamic RAM organized 4,194,304 x 4-bit. The HY5117404B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY5117404B to be packaged in standard 24/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of 5V $\pm$ 10% tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation
Max. battery back-up 2.75mW (SL-part)
Max. CMOS standby 2.2mW (SL-part)
5.5mW
Max. TTL standby 11.0mW
Max. operating


Speed	Power
50	798mW
60	660mW
70	550mW

- Single power supply of 5V $\pm$ 10%
 - TTL compatible inputs and outputs
 - Fast access and cycle time
- | Speed | t _{RAC} | t _{CAC} | t _{HPC} |
|-------|------------------|------------------|------------------|
| 50 | 50ns | 13ns | 20ns |
| 60 | 60ns | 15ns | 25ns |
| 70 | 70ns | 18ns | 30ns |
- Extended data out operation
 - Multi-bit test capability
 - Read-Modify-Write capability
 - CAS-before-RAS, RAS-only, Hidden refresh and Self Refresh capability
 - 2048 refresh cycles / 256ms (SL-part)
2048 refresh cycles / 32ms


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
A0-A10	Address input
DQ0-DQ3	Data Input/Output
Vcc	Power (+5V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1AD45-00-MAY95

4675088 0004628 875

603

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on Vcc Relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	1.0	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	Vcc+1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE: All Voltage are referenced to Vss.

DC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	$V_{ss} \leq V_{IN} \leq V_{cc}+1.0$, All other pins not under test = V_{ss}		-10	10	μA	
ILO	Output Leakage Current (High impedance State)	$V_{ss} \leq V_{OUT} \leq V_{cc}$ RAS & CAS at V_{IH}		-10	10	μA	
ICC1	Vcc Supply Current, Operating	$t_{RC} = t_{RC}(\text{min.})$	50 60 70	- - -	145 120 100	mA	1,2,3
ICC2	Vcc Supply Current, Operating.	RAS & CAS at $V_{IH}(\text{min.})$, other inputs $\geq V_{ss}$		-	2	mA	
ICC3	Vcc Supply Current, RAS-only refresh	$t_{RC} = t_{RC}(\text{min.})$	50 60 70	- - -	145 120 100	mA	1,3
ICC4	Vcc Supply Current, EDO mode	$t_{PC} = t_{PC}(\text{min.})$	50 60 70	- - -	130 110 90	mA	1,2,3
ICC5	Vcc Supply Current, CMOS Standby	$\overline{RAS} \text{ \& } \overline{CAS} \leq V_{cc}-0.2V$	SL-part	- -	1 0.4	mA	5
ICC6	Vcc Supply Current, CAS-before- RAS refresh	$t_{RC} = t_{RC}(\text{min.})$	50 60 70	- - -	145 120 100	mA	1,3
ICC7	Vcc Supply Current, Battery Back up (SL-part only)	$t_{RC} = 125\mu s$, CAS = CBR cycling or 0.2V, WE = $V_{cc}-0.2V$, A0-A10 = $V_{cc}-0.2V$ or 0.2V, DQ0-D Q3 = 0.2V, $V_{cc}-0.2V$ or open	$t_{RAS} \leq 300ns$ $t_{RAS} \leq 1\mu s$	- -	300 500	μA	1,4,5
ICC8	Vcc Supply Current Self Refresh (SL-part only)	$\overline{RAS} \text{ \& } \overline{CAS} \leq 0.2V$ $\overline{OE} \text{ \& } \overline{WE} \text{ \& } A0-A10 = V_{cc}-0.2V \text{ or } 0.2V$, DQ0-DQ3= $V_{cc}-0.2V, 0.2V$ or open		-	300	μA	5
VOL	Output Low Voltage	$I_{OL} = 4.2mA$		-	0.4	V	
VOH	Output High Voltage	$I_{OH} = -5.0mA$		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rates.
2. ICC1, ICC3, ICC4 and ICC6 depend on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while $\overline{RAS}=V_{IL}$. ICC4, Address can be changed maximum once while $\overline{CAS}=V_{IH}$.
4. $t_{RAS}(\text{max.})=1\mu s$ is only applied to refresh of battery backup but $t_{RAS}(\text{max.})=10\mu s$ is applied to normal functional operation.
5. ICC5(max.)=0.4mA and ICC7 and ICC8 are applied to SL-parts only.

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V ±10%, Vss=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY5117404BJC/TC/RC/SLJC/SLT/SLRC						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	84	-	104	-	124	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	113	-	137	-	160	-	ns	
3	tHPC	EDO Mode Cycle Time	20	-	25	-	30	-	ns	15
4	tHPRWC	EDO Mode Read-Modify-Write Cycle Time	61	-	70	-	78	-	ns	15
5	tRAC	Access Time from RAS	-	50	-	60	-	70	ns	4,9,10
6	tCAC	Access Time from CAS	-	13	-	15	-	18	ns	4,9
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	30	-	35	-	40	ns	4
9	tCLZ	CAS to Output Low Impedance	3	-	3	-	3	-	ns	4
10	tCEZ	Output Buffer Turn-off Delay Time from CAS	3	13	3	15	3	18	ns	5
11	tT	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	3
12	tRP	RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	RAS Pulse Width (EDO Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	RAS Hold Time	13	-	15	-	18	-	ns	
16	tCSH	CAS Hold Time	40	-	45	-	50	-	ns	
17	tCAS	CAS Pulse width	8	10K	11	10K	14	10K	ns	
18	tRCD	RAS to CAS Delay	18	37	20	45	20	52	ns	9
19	tRAD	RAS to Column Address Delay Time	10	25	15	30	15	35	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	8	-	10	-	12	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	8	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	10	-	ns	
26	tAR	Column Address Hold Time from RAS	50	-	50	-	50	-	ns	
27	tRAL	Column Address to RAS Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	8	-	10	-	10	-	ns	
32	tWCR	Write Command Hold Time from RAS	45	-	50	-	55	-	ns	
33	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	10	-	12	-	12	-	ns	
35	tCWL	Write Command to CAS Lead Time	10	-	12	-	12	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	50	-	50	-	ns	
39	tREF	Refresh Period (2048 cycles)	-	32	-	32	-	32	ms	12
		SL-part	-	256	-	256	-	256	ms	11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY5117404BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	30	-	34	-	40	-	ns	8
42	tRWD	RAS to WE Delay Time	67	-	79	-	92	-	ns	8
43	tAWD	Column Address to WE Delay Time	42	-	49	-	57	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
48	tROH	RAS Hold Time Reference to OE	10	-	10	-	10	-	ns	
49	tOEA	OE Access Time	-	13	-	15	-	18	ns	
50	tOED	OE to Data Delay	13	-	15	-	18	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time from OE	3	13	3	15	3	18	ns	5
52	tOEH	OE Command Hold Time	13	-	15	-	18	-	ns	
53	tCPWD	WE Delay Time from CAS Precharge	47	-	54	-	62	-	ns	8
54	tRHCP	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	
55	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
56	tWRH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
57	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
58	tWTH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
59	tRASS	RAS Pulse Width (Self Refresh Cycle)	100	-	100	-	100	-	ns	
60	tRPS	RAS Precharge Time (Self Refresh Cycle)	90	-	110	-	130	-	ns	
61	tCHS	CAS Hold Time (Self Refresh Cycle)	-50	-	-50	-	-50	-	ns	
62	tDOH	Output Data Hold Time	5	-	5	-	5	-	ns	
63	tREZ	Output Buffer Turn Off Delay Time from RAS	3	13	3	15	3	18	ns	5
64	tWEZ	Output Buffer Turn Off Delay Time from WE	3	13	3	15	3	18	ns	5
65	tWED	WE to Data Delay Time	13	-	15	-	18	-	ns	
66	tOEP	OE Hige Pulse Width	5	-	5	-	8	-	ns	
67	tWPE	WE Pulse Width (Hyper Page Cycle)	5	-	5	-	8	-	ns	
68	tOCH	OE to CAS Hold Time	0	-	0	-	0	-	ns	
69	tCHO	CAS Hold Time to OE	5	-	5	-	8	-	ns	

AC CHARACTERISTICS IN TEST MODE

NOTE 13

#	SYMBOL	PARAMETER	HY5117404BJC/TC/RC/SLJC/SLTC/SLR						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	95	-	115	-	135	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	140	-	160	-	185	-	ns	
3	tPC	Fast Page Mode Cycle Time	25	-	30	-	35	-	ns	
4	tHPRWC	Fast Page Mode Read-Modify-Write Cycle Time	70	-	80	-	90	-	ns	
5	tRAC	Access Time from RAS	-	55	-	65	-	75	ns	4,9,10
6	tCAC	Access Time from CAS	-	18	-	20	-	23	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4
13	tRAS	RAS Pulse Width	55	10K	65	10K	75	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	55	200K	65	200K	75	200K	ns	
15	tRSH	RAS Hold Time	18	-	20	-	23	-	ns	
16	tCSH	CAS Hold Time	45	-	50	-	55	-	ns	
17	tCAS	CAS Pulse Width	18	10K	20	10K	23	10K	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
41	tCWD	CAS to WE Delay Time	40	-	45	-	50	-	ns	8
42	tRWD	RAS to WE Delay Time	75	-	90	-	100	-	ns	8
43	tAWD	Column Address to WE Delay Time	50	-	60	-	65	-	ns	8
49	tOEA	OE Access Time	-	18	-	20	-	23	ns	
50	tOED	OE to Data Delay	18	-	20	-	23	-	ns	
52	tOEH	OE Command Hold Time	18	-	20	-	23	-	ns	

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by any 8 refresh ($\overline{\text{RAS}}$ only $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) cycle before proper device operation is achieved.
2. If $\overline{\text{RAS}}=\text{V}_{\text{ss}}$ during power-up, the device could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{cc} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.
3. $\text{V}_{\text{IH}}(\text{min.})$ and $\text{V}_{\text{IL}}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\text{V}_{\text{IH}}(\text{min.})$ and $\text{V}_{\text{IL}}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured at $\text{V}_{\text{OH}}=2.0\text{V}$ and $\text{V}_{\text{OL}}=0.8\text{V}$ with a load equivalent to 2 TTL loads and 100pF.
5. These parameters define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either tr_{CH} or tr_{RH} must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. tw_{CS} , tr_{WD} , tc_{WD} , t_{AWD} and tc_{PWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $\text{tw}_{\text{CS}} \geq \text{tw}_{\text{CS}}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $\text{tr}_{\text{WD}} \geq \text{tr}_{\text{WD}}(\text{min.})$, $\text{tc}_{\text{WD}} \geq \text{tc}_{\text{WD}}(\text{min.})$, $\text{t}_{\text{AWD}} \geq \text{t}_{\text{AWD}}(\text{min.})$, and $\text{tc}_{\text{PWD}} \geq \text{tc}_{\text{PWD}}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $\text{tr}_{\text{CD}}(\text{max.})$ limit insures that $\text{tr}_{\text{AC}}(\text{max.})$ can be met. $\text{tr}_{\text{CD}}(\text{max.})$ is specified as a reference point only. If tr_{CD} is greater than the specified $\text{tr}_{\text{CD}}(\text{max.})$ limit, then access time is controlled by tc_{AC} .
10. Operation within the $\text{tr}_{\text{AD}}(\text{max.})$ limit insures that $\text{tr}_{\text{AC}}(\text{max.})$ can be met. $\text{tr}_{\text{AD}}(\text{max.})$ is specified as a reference point only. If tr_{AD} is greater than the specified $\text{tr}_{\text{AD}}(\text{max.})$ limit, then access time is controlled by t_{AA} .
11. $\text{t}_{\text{REF}}(\text{max.})=256\text{ms}$ is applied to SL-Parts (HY5117404BSLJ, HY5117404BSLT and HY5117404BSLR).
12. A burst of 2048 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 64ms(256ms for SL-part) after exiting self refresh.
13. These specifications are applied to the test Mode.
14. If $\overline{\text{RAS}}$ goes high before $\overline{\text{CAS}}$ high going, the open circuit condition is achieved by $\overline{\text{CAS}}$ high going. If $\overline{\text{CAS}}$ goes high before $\overline{\text{RAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{RAS}}$ high going.
15. $\text{t}_{\text{ASC}} \geq \text{t}_{\text{CP}}(\text{min.})$, Assume $\text{t}_{\text{T}}=2\text{ns}$


CAPACITANCE

($\text{T}_{\text{A}}=25^{\circ}\text{C}$, $\text{V}_{\text{cc}}=5\text{V} \pm 10\%$, $\text{V}_{\text{ss}}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A10)	-	5	pF
CIN2	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	-	7	pF
CDQ	Data Input/Output Capacitance (DQ0-DQ3)	-	7	pF

TIMING DIAGRAM


READ CYCLE




EARLY WRITE CYCLE



WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)



READ-MODIFY-WRITE CYCLE



The timing diagram illustrates the relationship between various control and data signals over time. The signals shown are:

- RAS**: Row Address Strobe. High-level pulse width is $t_{RASP}(14)$. Low-level pulse width is $t_{RRP}(12)$.
- CAS**: Column Address Strobe. High-level pulse width is $t_{ICSP}(16)$. Low-level pulse width is $t_{ICRP}(20)$.
- A0-10**: Address bus. Shows ROW and COLUMN phases. Timing parameters include $t_{RAS}(22)$, $t_{RAD}(19)$, $t_{RAH}(23)$, $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{IASC}(24)$, $t_{ICAL}(25)$, $t_{IASC}(24)$, $t_{ICAL}(25)$, $t_{RAL}(27)$, $t_{ICSH}(28)$, $t_{IAA}(7)$, $t_{IRCH}(29)$, $t_{IFRH}(30)$, $t_{IAC}(6)$, $t_{IOEA}(49)$, $t_{ICPA}(8)$, $t_{ICAC}(6)$, $t_{ICH}(68)$, $t_{ICHA}(8)$, $t_{ICAC}(6)$, $t_{IOEZ}(51)$, and $t_{IREZ}(63)$.
- WE**: Write Enable. High-level pulse width is $t_{WCH}(29)$. Low-level pulse width is $t_{WRH}(30)$.
- OE**: Output Enable. High-level pulse width is $t_{OEH}(68)$.
- DQ0-3**: Data bus. Shows VALID DATA OUT periods. Timing parameters include $t_{OLZ}(9)$, $t_{ODH}(52)$, $t_{OEZ}(51)$, and $t_{REZ}(63)$.

The timing diagram illustrates the relationship between several control and data signals for the 64160 device. The signals and their timing parameters are as follows:

- RAS:** Row Address Strobe. Timing parameters include $t_{RASP}(14)$, $t_{RCP}(21)$, $t_{RSH}(15)$, and $t_{RFP}(12)$.
- CAS:** Column Address Strobe. Timing parameters include $t_{RCP}(21)$, $t_{RSH}(15)$, and $t_{RFP}(12)$.
- A0-10:** Address bus. Timing parameters include $t_{RASP}(14)$, $t_{RCP}(21)$, $t_{RSH}(15)$, and $t_{RFP}(12)$.
- WE:** Write Enable. Timing parameters include $t_{RCP}(21)$, $t_{RSH}(15)$, and $t_{RFP}(12)$.
- OE:** Output Enable. Timing parameters include $t_{RCP}(21)$, $t_{RSH}(15)$, and $t_{RFP}(12)$.
- DQ0-3:** Data bus. Timing parameters include $t_{RCP}(21)$, $t_{RSH}(15)$, and $t_{RFP}(12)$.


The diagram shows the sequence of operations: RAS and CAS are active low pulses. A0-10 provides row and column addresses. WE is active low for write operations. OE is active low for read operations. DQ0-3 carries data during valid data in periods.

The timing diagram illustrates the relationship between several signals and their timing parameters:


- RAS:** Row Address Strobe. Parameters include $t_{R1P}(12)$, $t_{R1D}(18)$, $t_{R1S}(17)$, $t_{R1P}(21)$, $t_{R1D}(17)$, $t_{R1S}(16)$, $t_{R1P}(22)$, and $t_{R1D}(18)$.
- CAS:** Column Address Strobe. Parameters include $t_{C1P}(20)$, $t_{C1D}(18)$, $t_{C1S}(17)$, $t_{C1P}(21)$, $t_{C1D}(17)$, $t_{C1S}(16)$, and $t_{C1P}(22)$.
- AD-10:** Data bus. Parameters include $t_{A1P}(22)$, $t_{A1D}(19)$, $t_{A1S}(24)$, $t_{A1P}(25)$, $t_{A1D}(25)$, $t_{A1S}(24)$, $t_{A1P}(27)$, $t_{A1D}(25)$, $t_{A1S}(24)$, $t_{A1P}(27)$, $t_{A1D}(25)$, and $t_{A1S}(24)$.
- WE:** Write Enable. Parameters include $t_{W1P}(33)$, $t_{W1D}(41)$, $t_{W1S}(33)$, $t_{W1P}(33)$, $t_{W1D}(41)$, $t_{W1S}(33)$, and $t_{W1P}(33)$.
- OE:** Output Enable. Parameters include $t_{O1P}(49)$, $t_{O1D}(49)$, $t_{O1S}(49)$, $t_{O1P}(49)$, $t_{O1D}(49)$, $t_{O1S}(49)$, and $t_{O1P}(49)$.
- DQ0-3:** Data bus. Parameters include $t_{D1P}(37)$, $t_{D1D}(37)$, $t_{D1S}(37)$, $t_{D1P}(37)$, $t_{D1D}(37)$, $t_{D1S}(37)$, and $t_{D1P}(37)$.

Timing diagram for the 74VHC163 3-10 decoder. The diagram shows the relationship between RAS, CAS, and A0-10 signals. RAS is active low, with high (VH) and low (VL) levels. CAS is active low, with high (VH) and low (VL) levels. A0-10 is a bus signal with high (VH) and low (VL) levels. The diagram illustrates the timing of RAS and CAS relative to the A0-10 signal. Key timing parameters are labeled: $t_{RC(1)}$ (RAS to RAS), $t_{RAS(13)}$ (RAS to RAS), $t_{RP(12)}$ (RAS to RAS), $t_{CRP(20)}$ (CAS to RAS), $t_{RPC(48)}$ (RAS to CAS), $t_{ASRP(22)}$ (CAS to A0-10), and $t_{RAH(23)}$ (A0-10 to RAS). A note at the bottom states: NOTE: OE and WE = 'H' or 'L'.

HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS SELF REFRESH CYCLE




NOTE : A0-10 $\overline{OE}$ and WE = "H" or "L"

[illegible]


TEST MODE

The HY511704B is a DRAM organized 4,194,304 x 4-bit. It is internally organized 1,048,576 x 16-bit. In Test Mode, data are written into 16 sectors (Each is composed of 1M bits) in parallel and retrieved the same way. Column address A0 and A1 are not used. If, upon reading, 4-bit data from 4 sectors connected to one DQ pin are equal (all "1"s or "0"s), the DQ pin indicates a "1". If they are not equal, the DQ pin indicates a "0". Belowing shows the timing diagram of the HY5117404B to enter Test Mode. In Test Mode, the 4M x 4 DRAM can be tested as if it were a 1M x 4 DRAM. WE, CAS-before-RAS cycle (Test Mode In Cycle) puts the HY5117404B into Test Mode and CAS-before-RAS or RAS-only refresh cycle puts it back into Normal Model. In Test Mode, WE, CAS-before-RAS cycle shall be used for the refresh operation. The Test Mode function refuces test time(1/4 in case of N test pattern).

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE




PACKAGE INFORMATION

300 mil 24/26 pin Small Outline J-form Package (J)



300 mil 24/26 pin Thin Small Outline Package (T) (R)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY5117404BJ	50/60/70		SOJ
HY5117404BLJ	50/60/70	SL-part	SOJ
HY5117404BAT	50/60/70		TSOP-II
HY5117404BSLT	50/60/70	SL-part	TSOP-II
HY5117404BR	50/60/70		TSOP-II(R)
HY5117404BSLR	50/60/70	SL-part	TSOP-II(R)