

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	March 1991

# BUK 539-60A

## PowerMOS transistor

### Logic level FET

PHILIPS INTERNATIONAL

56E D ■ 7110826 0044674 536 ■ PHIN

## GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	50	A
$P_{tot}$	Total power dissipation	230	W
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	15.0	$\text{m}\Omega$


## PINNING - SOT93

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	50	A
$I_D$	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	50	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	400	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	230	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_J$	Junction Temperature	-	-	150	°C

# PowerMOS transistor

## Logic level FET

BUK539-60A

### PHILIPS INTERNATIONAL THERMAL RESISTANCES

56E D ■ 7110826 0044675 472 ■ PHIN

From junction to mounting base	$R_{th,j-mb} = 0.54 \text{ K/W}$
From junction to ambient	$R_{th,j-a} = 45 \text{ K/W}$

**STATIC CHARACTERISTICS** $T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	60	-	-	V
$V_{GS(RO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}$	-	12.0	15.0	$\text{m}\Omega$

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 50 \text{ A}$	40	60	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	5800	7100	pF
$C_{oss}$	Output capacitance		-	2000	2500	pF
$C_{rss}$	Feedback capacitance		-	1000	1500	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 3 \text{ A}; V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega; R_{gen} = 50 \Omega$	-	70	120	ns
$t_r$	Turn-on rise time		-	250	350	ns
$t_{d(off)}$	Turn-off delay time		-	600	750	ns
$t_f$	Turn-off fall time		-	400	500	ns
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 50 \text{ A}; V_{GS} = 5 \text{ V}; R_{GS} = 4.7 \Omega; R_{gen} = 4.7 \Omega$	-	15	25	ns
$t_r$	Turn-on rise time		-	100	130	ns
$t_{d(off)}$	Turn-off delay time		-	60	100	ns
$t_f$	Turn-off fall time		-	80	120	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	12.5	-	nH

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	50	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	400	A
$V_{SD}$	Diode forward voltage	$I_F = 50 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 50 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	150	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.6	-	$\mu\text{C}$

# PowerMOS transistor

## Logic level FET

BUK539-60A

PHILIPS INTERNATIONAL

56E D ■ 7110826 0044676 309 ■ PHIN




Fig. 1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D,25^\circ C} = f(T_{mb})$




Fig. 4. Transient thermal impedance.  
 $Z_{th,j-mb} = f(t)$ ; parameter  $D = t_p / T$




Fig. 2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D,25^\circ C} = f(T_{mb})$ ; conditions:  $V_{GS} \geq 10$  V




Fig. 5. Typical output characteristics,  $T_j = 25$  °C.  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig. 3. Safe operating area.  $T_{mb} = 25$  °C  
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig. 6. Typical on-state resistance,  $T_j = 25$  °C.  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$

**PowerMOS transistor**  
**Logic level FET**

**BUK539-60A**

PHILIPS INTERNATIONAL

56E D

■ 7110826 0044677 245 ■ PHIN




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25 \text{ V}$ ; parameter  $T_j$




Fig. 10. Gate threshold voltage.  
 $V_{GS(To)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 15 \text{ V}$




Fig. 11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$ ;  $I_D = 50 \text{ A}$ ;  $V_{GS} = 5 \text{ V}$




Fig. 12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ;  $f = 1 \text{ MHz}$

**PowerMOS transistor  
Logic level FET****BUK539-60A****PHILIPS INTERNATIONAL**

56E D ■ 7110826 0044678 181 ■ PHIN




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 50 \text{ A}$ ; parameter  $V_{DS}$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_J$