

## Philips Components

| Data sheet    |                           |
|---------------|---------------------------|
| status        | Preliminary specification |
| date of issue | March 1991                |

# BUK 539-60A

## PowerMOS transistor

### Logic level FET

PHILIPS INTERNATIONAL

56E D ■ 7110826 0044674 536 ■ PHIN

## GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

| SYMBOL       | PARAMETER                                                 | MAX. | UNIT       |
|--------------|-----------------------------------------------------------|------|------------|
| $V_{DS}$     | Drain-source voltage                                      | 60   | V          |
| $I_D$        | Drain current (DC)                                        | 50   | A          |
| $P_{tot}$    | Total power dissipation                                   | 230  | W          |
| $R_{DS(ON)}$ | Drain-source on-state resistance<br>$V_{GS} = 5\text{ V}$ | 15.0 | m $\Omega$ |


## PINNING - SOT93

| PIN | DESCRIPTION |
|-----|-------------|
| 1   | gate        |
| 2   | drain       |
| 3   | source      |
| tab | drain       |

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| SYMBOL        | PARAMETER                          | CONDITIONS                           | MIN. | MAX. | UNIT             |
|---------------|------------------------------------|--------------------------------------|------|------|------------------|
| $V_{DS}$      | Drain-source voltage               | -                                    | -    | 60   | V                |
| $V_{DGR}$     | Drain-gate voltage                 | $R_{GS} = 20\text{ k}\Omega$         | -    | 60   | V                |
| $\pm V_{GS}$  | Gate-source voltage                | -                                    | -    | 15   | V                |
| $\pm V_{GSM}$ | Non-repetitive gate-source voltage | $t_p \leq 50\text{ }\mu\text{s}$     | -    | 20   | V                |
| $I_D$         | Drain current (DC)                 | $T_{mb} = 25\text{ }^\circ\text{C}$  | -    | 50   | A                |
| $I_D$         | Drain current (DC)                 | $T_{mb} = 100\text{ }^\circ\text{C}$ | -    | 50   | A                |
| $I_{DM}$      | Drain current (pulse peak value)   | $T_{mb} = 25\text{ }^\circ\text{C}$  | -    | 400  | A                |
| $P_{tot}$     | Total power dissipation            | $T_{mb} = 25\text{ }^\circ\text{C}$  | -    | 230  | W                |
| $T_{stg}$     | Storage temperature                | -                                    | -55  | 150  | $^\circ\text{C}$ |
| $T_J$         | Junction Temperature               | -                                    | -    | 150  | $^\circ\text{C}$ |

# PowerMOS transistor

## Logic level FET

**BUK539-60A**

PHILIPS INTERNATIONAL

56E D ■ 7110826 0044675 472 ■ PHIN

**THERMAL RESISTANCES**

|                                |                            |
|--------------------------------|----------------------------|
| From junction to mounting base | $R_{th\ j-mb} = 0.54\ K/W$ |
| From junction to ambient       | $R_{th\ j-a} = 45\ K/W$    |

**STATIC CHARACTERISTICS** $T_{mb} = 25\ ^\circ C$  unless otherwise specified

| SYMBOL        | PARAMETER                        | CONDITIONS                                           | MIN. | TYP. | MAX. | UNIT       |
|---------------|----------------------------------|------------------------------------------------------|------|------|------|------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage   | $V_{GS} = 0\ V; I_D = 0.25\ mA$                      | 60   | -    | -    | V          |
| $V_{GS(TH)}$  | Gate threshold voltage           | $V_{DS} = V_{GS}; I_D = 1\ mA$                       | 1.0  | 1.5  | 2.0  | V          |
| $I_{DSS}$     | Zero gate voltage drain current  | $V_{DS} = 60\ V; V_{GS} = 0\ V; T_j = 25\ ^\circ C$  | -    | 1    | 10   | $\mu A$    |
| $I_{DSS}$     | Zero gate voltage drain current  | $V_{DS} = 60\ V; V_{GS} = 0\ V; T_j = 125\ ^\circ C$ | -    | 0.1  | 1.0  | mA         |
| $I_{GSS}$     | Gate source leakage current      | $V_{GS} = \pm 15\ V; V_{DS} = 0\ V$                  | -    | 10   | 100  | nA         |
| $R_{DS(ON)}$  | Drain-source on-state resistance | $V_{GS} = 5\ V; I_D = 50\ A$                         | -    | 12.0 | 15.0 | m $\Omega$ |

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\ ^\circ C$  unless otherwise specified

| SYMBOL     | PARAMETER                  | CONDITIONS                                                                                               | MIN. | TYP. | MAX. | UNIT |
|------------|----------------------------|----------------------------------------------------------------------------------------------------------|------|------|------|------|
| $g_{fs}$   | Forward transconductance   | $V_{DS} = 25\ V; I_D = 50\ A$                                                                            | 40   | 60   | -    | S    |
| $C_{iss}$  | Input capacitance          | $V_{GS} = 0\ V; V_{DS} = 25\ V; f = 1\ MHz$                                                              | -    | 5800 | 7100 | pF   |
| $C_{oss}$  | Output capacitance         |                                                                                                          | -    | 2000 | 2500 | pF   |
| $C_{rss}$  | Feedback capacitance       |                                                                                                          | -    | 1000 | 1500 | pF   |
| $t_{don}$  | Turn-on delay time         | $V_{DD} = 30\ V; I_D = 3\ A;$<br>$V_{GS} = 5\ V;$<br>$R_{GS} = 50\ \Omega;$<br>$R_{gen} = 50\ \Omega$    | -    | 70   | 120  | ns   |
| $t_r$      | Turn-on rise time          |                                                                                                          | -    | 250  | 350  | ns   |
| $t_{doff}$ | Turn-off delay time        |                                                                                                          | -    | 600  | 750  | ns   |
| $t_f$      | Turn-off fall time         |                                                                                                          | -    | 400  | 500  | ns   |
| $t_{don}$  | Turn-on delay time         | $V_{DD} = 30\ V; I_D = 50\ A;$<br>$V_{GS} = 5\ V;$<br>$R_{GS} = 4.7\ \Omega;$<br>$R_{gen} = 4.7\ \Omega$ | -    | 15   | 25   | ns   |
| $t_r$      | Turn-on rise time          |                                                                                                          | -    | 100  | 130  | ns   |
| $t_{doff}$ | Turn-off delay time        |                                                                                                          | -    | 60   | 100  | ns   |
| $t_f$      | Turn-off fall time         |                                                                                                          | -    | 80   | 120  | ns   |
| $L_d$      | Internal drain inductance  | Measured from contact screw on tab to centre of die                                                      | -    | 5    | -    | nH   |
| $L_d$      | Internal drain inductance  | Measured from drain lead 6 mm from package to centre of die                                              | -    | 5    | -    | nH   |
| $L_s$      | Internal source inductance | Measured from source lead 6 mm from package to source bond pad                                           | -    | 12.5 | -    | nH   |

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25\ ^\circ C$  unless otherwise specified

| SYMBOL    | PARAMETER                        | CONDITIONS                              | MIN. | TYP. | MAX. | UNIT    |
|-----------|----------------------------------|-----------------------------------------|------|------|------|---------|
| $I_{DR}$  | Continuous reverse drain current | -                                       | -    | -    | 50   | A       |
| $I_{DRM}$ | Pulsed reverse drain current     | -                                       | -    | -    | 400  | A       |
| $V_{SD}$  | Diode forward voltage            | $I_F = 50\ A; V_{GS} = 0\ V$            | -    | 1.1  | 1.5  | V       |
| $t_r$     | Reverse recovery time            | $I_F = 50\ A; -di_F/dt = 100\ A/\mu s;$ | -    | 150  | -    | ns      |
| $Q_{rr}$  | Reverse recovery charge          | $V_{GS} = 0\ V; V_R = 30\ V$            | -    | 0.6  | -    | $\mu C$ |







# PowerMOS transistor

## Logic level FET

**BUK539-60A**

PHILIPS INTERNATIONAL

56E D ■ 7110826 0044676 309 ■ PHIN









**PowerMOS transistor**  
**Logic level FET****BUK539-60A**

PHILIPS INTERNATIONAL

56E D

7110826 0044677 245 PHIN



# PowerMOS transistor

## Logic level FET

**BUK539-60A**

PHILIPS INTERNATIONAL

56E D ■ 7110826 0044678 181 ■ PHIN




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 50$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_J$