



APRIL 1992

Patent Pending

# EISA 9020BV

T-52-33-55  
EISA Bus Master Interface Chip  
for Intel 82596 LAN Controller

## Features

- EISA Bus Master Interface for Intel 82596CA/SX/DX Ethernet Controllers
- Supports EISA Burst Mode Data rates to 33 MB/sec
- BIOS PROM and Node ID PROM support
- 25 MHz or 33 MHz Clock
- Direct connect to System Bus of all Host Interface Control Signals
- Low power CMOS in 128 Pin Plastic QFP Package

## General Description

The EISA 9020BV is designed to provide the most compact, inexpensive and highest performance EISA bus master interface for adapter boards that use the Intel 82596 Ethernet controller.

Use of the PLX Technology 9000 series of bus master chips minimizes hardware and software development costs and time because similar adapter hardware and driver designs can be used for EISA, AT or Micro Channel applications.

The EISA 9020BV is an enhanced version of the EISA 9020. However the EISA 9020BV is not pin-compatible with the EISA 9020. Please consult PLX for more information.




FIGURE 1. Typical Adapter Block Diagram

© PLX Technology, Inc., 1992, Patent Pending  
PLX Technology, Inc., 625 Clyde Avenue, Mountain View, CA 94043 (415) 960-0448 FAX (415) 960-0479  
Product and Company names are trademarks/registered trademarks of their respective holders

## Table of Contents

T-52-33-55

<b>Section 1</b>	<b>Introduction</b> <ul style="list-style-type: none"><li>• General Description</li><li>• Chip Block Diagram (Fig. 2)</li><li>• Typical Adapter Diagram (Fig. 3)</li><li>• Pin Out (Fig. 4)</li></ul>
<b>Section 2</b>	<b>Configuration Registers and Address Decoding</b>
<b>Section 3</b>	<b>Pin Description</b>
<b>Section 4</b>	<b>Bus Cycle Description</b>
<b>Section 5</b>	<b>Timing Diagrams</b>
<b>Section 6</b>	<b>Electrical Specifications and Maximum Ratings</b>
<b>Section 7</b>	<b>Package Mechanical Dimensions</b>

## SECTION 1 - INTRODUCTION

### EISA 9020BV GENERAL DESCRIPTION

The EISA 9020BV is designed to provide the most compact, inexpensive and highest performance EISA bus interface for boards which use the Intel 82596SX, DX and CA.

EISA bus master adapters which use intelligent LAN controllers and the EISA 9020BV offer substantial performance advantages over slave adapters. For example, a bus master can achieve up to eight times the system bus transfer rate of a typical sixteen bit AT slave implementation and at a competitive cost. LAN performance is also enhanced by the more efficient protocol processing of the 82596. The bus master implementation frees the host processor from managing bus data transfer operations, which improves overall system performance.

Using the PLX Technology 9000 series of bus master chips also reduces total hardware and software development costs for LAN adapter manufacturers designing EISA, Micro Channel and AT compatible boards. In addition to the EISA 9020BV interface chip, PLX Technology provides the MC 9020 and AT 9020, which are Micro Channel and AT bus master chips that have local interfaces identical to the EISA 9020BV. Therefore, by using the 9000 series, similar hardware designs and software drivers can be used for all three buses; EISA, AT and Micro Channel.

The EISA 9020BV is an enhanced version of the EISA 9020. However it is not pin or function compatible with the EISA 9020. Contact PLX for differences which may affect your board design.

**SECTION 1****INTRODUCTION***T-52-33-55***EISA 9020BV FUNCTIONS****Data Transfer Modes**

The EISA 9020BV supports 32 bit Burst Data Transfers. In addition, the EISA 9020BV supports slave mode for initialization of registers and access to a BIOS ROM and a Node ID PROM.

**Configuration Registers**

The EISA 9020BV contains five internal configuration registers. The configuration registers contain configuration data which is loaded from the host during the EISA configuration procedure. Included in these registers are the interrupt request level, PREEMPT timer configuration, data size, I/O address decode bits, and PROM address decode bits. The EISA 9020BV also provides four external user bits for application specific configuration information.

The card ID information is contained in the Node ID PROM.

**Specific EISA 9020BV functions****EISA 9020BV major functions include:**

1. **Master Control Signal Protocol Converter.** The chip converts all handshakes of the local controller to EISA signals.
2. **Slave controller.** The EISA 9020BV includes an EISA slave interface for control of adapter board slave devices.
3. **Address decoder.** The EISA 9020BV decodes host address bits LA16-LA13, LA11-LA2 and contains an enable pin for an external LA31-LA17 or LA24-LA17 address decoder. The EISA 9020BV decodes these addresses to generate chip selects and access configuration registers.
4. **Interrupt generator.** The EISA 9020BV can generate one of four host interrupts from one local interrupt, programmable through configuration registers.
5. **External Buffer Controller.** The EISA 9020BV generates all buffer enable and direction signals for external address and data transceivers.
6. **Clock.** The EISA 9020BV runs from a crystal or a TTL oscillator and generates a 1X or 2X clock for external and internal use.
7. **User programmable configuration bits.** The EISA 9020BV provides up to four external bits which can be configured through the configuration registers.
8. **Bus drivers.** All signals generated by the EISA 9020BV drive the EISA bus directly, without requiring external drivers.
9. **PREEMPT timer.** Through the configuration registers, the user may program a maximum time, 55 BCLKs or 23 BCLKs, which the adapter may hold the bus.
10. **BURST Transfer Address Controller.** During EISA BURST transfers, the EISA 9020BV generates A(2-9) to provide pipelined addresses required by the EISA bus.
11. **Adapter ID mapping.** The adapter ID number is mapped into I/O space to allow the option to implement the adapter ID in an ID PROM.

## SECTION 1

## INTRODUCTION

T-52-33-55





FIGURE 2: EISA 9020BV Functional Block Diagram

## INTRODUCTION





**BUFFER HOOK-UPS**  
**FIGURE 3A**

7-52-33-55




Figure 4.

## SECTION 2

## REGISTER SUMMARY

SECTION 2- CONFIGURATION REGISTERS AND ADDRESS DECODING *T-52-33-55*

The EISA 9020BV decodes the EISA Address signals to select the -PORT and CA signals, the Node ID PROM (which contains the EISA Board ID), the BIOS PROM and the EISA 9020BV's five internal configuration registers. These five registers provide essential configuration information to the EISA 9020BV and the Ethernet adapter board. They are loaded at power-up and may be accessed dynamically through I/O slave cycles.

The -PORT, CA, Node ID PROM and four of the five configuration registers may be accessed through an ISA I/O address as well as an EISA slot specific address. The EISA 9020BV offers the option of using ISA addressing to simplify converting software drivers written for AT boards to EISA board drivers. For boards with software drivers which use EISA slot specific addressing, the AT addressing mode is not required.

## ADDRESS DECODING

In accordance with the EISA specification, "z" refers to the slot number.

**-PORT and CA Address** These signals may be activated on either a slot specific basis or through an ISA decode procedure. Bit 4 in Configuration Register 1 enables the ISA addressing mode.

If slot specific decode mode is selected (Bit4 of REGISTER 1 = 0) then:

CA is selected by Address 0z000h-0z007h

-PORT is selected by Address 0z008h-0z00fh

If the ISA address mode is selected (Bit 4 of Register 1 = 1) then:

-PORT and CA are selected by the ISA Address indicated in Register 1, Bits 5-7

**EISA ID and Node ID PROM Address** Both the EISA ID and the Ethernet Address reside in the same ID PROM. The four byte EISA ID and the Node ID PROM are selected through the EISA ID, -IDPROMCS, LA(2-11) and SA(0-3) signals as follows:

EISA Address (LA 2-11)	-IDPROMCS (Pin 114)	EISA ID (Pin 115)	System Address (SA3-0)	
0zC80h-83h	Active(0)	Active(1)	0h	EISA ID, First Byte
	Active(0)	Active(1)	1h	EISA ID, Second Byte
	Active(0)	Active(1)	2h	EISA ID, Third Byte
	Active(0)	Active(1)	3h	EISA ID, Fourth Byte
0zC90h-97h	Active(0)	Inactive(0)	0-5h	6 Ethernet ID Bytes
	Active(0)	Inactive(0)	6-7h	Spare PROM Bytes



**SECTION 2****REGISTER SUMMARY**

7-52-33-55

Note: The EISA ID pin of the EISA 9020BV and -IDPROMCS signals are decoded from the EISA address signals. The EISA ID pin of the EISA 9020BV should be connected to the PROM address pin A4. The System Address (SA) signals are connected to the ID PROM through buffers as shown in figure 3. A typical PROM address map is as follows:

PROM Address A4-A0 (EISA ID pin plus SA3-0)	Data
00 - 05h	6 Ethernet ID Bytes
06 - 07h	Spare PROM Bytes
08 - 0Fh	Not used
10h	EISA ID, First Byte
11h	EISA ID, Second Byte
12h	EISA ID, Third Byte
13h	EISA ID, Fourth Byte
14 - 1Fh	Not used

**-EPROMCS Address** This BIOS PROM chip select is decoded from address bits LA(13-16) and -HADENB. The LA(13-16) bits are programmable in Configuration Register 2, Bits 2-5. -HADENB is an input to the EISA 9020BV which is an external decode of LA(23-17) or LA(31-17).

**Configuration Register Address** The five configuration registers reside in the EISA configuration space at 0zC8Xh where "z" is the slot number and "X" is the register address. The individual register slot specific addresses are listed in the heading of the register descriptions which follow.

For the EISA address of the configuration registers, see the table in Register 1.

## SECTION 2

## REGISTER SUMMARY


T-52-33-55

## CONFIGURATION REGISTERS

EBC Register- Expansion Board Control Bits Register; at 0zC84h

## EBC REGISTER

## FUNCTION



Bit 0 - Enables Expansion Board

Bit 1-7 - Reserved

All register bits default to 0.

## SECTION 2

## REGISTER SUMMARY

T-52-33-55


## Register 0 ; at 0zC88h

This register contains configuration data that is written by the host during I/O set-up.

WRITE / READ

## REGISTER 0

## FUNCTION



- Bit 0 - Interrupt types: This bit defines whether the IRQ0-IRQ3 are level sensed or edge triggered.  
 Bit 0= 1, edge triggered  
 Bit 0= 0, level triggered (default)
- Bit 1,2 - These bits select which EISA interrupt level is used when the 82596 asserts its interrupt request line.
- Bit 3 - This bit specifies whether the interrupt is latched or unlatched; 1= latched mode. 0= unlatched mode (default)
- Bit 4 - The user can write this bit to 0 to clear the latch mode interrupt and read this bit for latched interrupt status.
- Bit 5 - This bit specifies the amount of time the EISA 9020BV may hold the bus after a PREEMPT condition. When this bit is set to 1, the EISA 9020BV allows the 82596 to hold the bus 55 BCLKs after PREEMPT. At this point, the EISA 9020BV removes HLDA to the 82596 which allows the 82596 nine BCLKs to release the bus. When this bit is set to 0, the EISA 9020BV holds the bus for 23 BCLKs after PREEMPT before removing HLDA.
- Bit 6 - This bit specifies the data width for bus master transfers. If the specific 82596 chip used supports 32 bit transfers, then this bit selects between a 32 bit or 16 bit bus master interface. If this bit is set to 1, the bus master data size is 32 bits. If set to zero, the bus master data size is 16 bits.

**SECTION 2****REGISTER SUMMARY**


**Bit 7** - This bit specifies the data width for slave access to the 82596. This bit is dependent on the 82596 and I/O board. When set to 1, the slave I/O data size is 32 bits. When set to 0, the data size is 16 bits. The 82596CA should be set to 32 bits. The 82596SX and DX should be set to 16 bits.

**All register bits default to 0.**

**SECTION 2****REGISTER SUMMARY****Register 1 ; at I/O address 0zC89h**

This register is loaded at power-up during I/O board configuration. It is used to control external logic through bits 0-3. Register 1 also contains the ISA alias I/O address decode range to select the I/O address of the board in the ISA mode.

WRITE / READ

**REGISTER 1****FUNCTION**

BITS 7 6 5			Base Range	CA	-PORT	EBC Register	Reg 0	Reg 1	Reg 2	Reg 3	Node ID	EISA ID
0	0	0	100-11F	110-117	118-11F	Not Accessible	108	109	10A	10F	100-105	Not Accessible
0	0	1	120-13F	130-137	138-13F	"	128	129	12A	12F	120-125	"
0	1	0	140-15F	150-157	158-15F	"	148	149	14A	14F	140-145	"
0	1	1	160-17F	170-177	178-17F	"	168	169	16A	16F	160-165	"
1	0	0	300-31F	310-317	318-31F	"	308	309	30A	30F	300-305	"
1	0	1	320-33F	330-337	338-33F	"	328	329	32A	32F	320-325	"
1	1	0	340-35F	350-357	358-35F	"	348	349	34A	34F	340-345	"
1	1	1	DISABLED	-	-	-	-	-	-	-	-	-

Bits 0-3 - These bits connect directly to the USER\_PINS and allow Configuration Register control of external logic.

Bits 5-7 - These bits select the I/O address of the board in ISA mode.

All register bits default to 0.

**SECTION 2****REGISTER SUMMARY**

T-52-33-55

**Register 2; at I/O address 0xC8Ah**

This register selects the BIOS PROM address range and the BIOS PROM size. The BIOS PROM starting address and size is placed in this register during card configuration. For BIOS PROM selection, address bits A23-A13 are specified below:

A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13
0	0	0	0	1	1	0	bit5	bit4	bit3	bit2

The adapter board must externally decode address bits LA23-LA17 and connect the result of this decode to the -HADENB pin of the EISA 9020BV. For 32 bit addresses the board must externally decode address bits LA31-LA17. Note that the BIOS PROM starting address must be on a memory boundary equal to the size of the BIOS PROM.

**WRITE / READ**

REGISTER 2								FUNCTION	
7	6	5	4	3	2	1	0		
								Reserved	
								Reserved	
								BIOS PROM Address Bit 13	
								BIOS PROM Address Bit 14	
								BIOS PROM Address Bit 15	
								BIOS PROM Address Bit 16	
0	0							BIOS PROM Disable	
0	1							BIOS PROM Size 8k	
1	0							BIOS PROM Size 16k	
1	1							BIOS PROM Size 32k	

Bits 0-1 - Reserved


Bits 2-5 - These bits are compared against host addresses LA13-LA16 for determining a BIOS PROM access.

Bits 6-7 - These bits specify the BIOS PROM size as indicated above.

**All register bits default to 0.**

**SECTION 2****REGISTER SUMMARY***T-52-33-55***Register 3; at I/O address 0zC8Fh**

This register enables EISA bus bursting and software RESET operation. It is loaded at power-up during board configuration.

**REGISTER 3****FUNCTION**

- Bit 0 - Reserved
- Bit 1 - When this bit is set to 1, it allows the system to RESET the EISA 9020BV by software. The contents of the EISA 9020BV's registers will **not** be RESET. The default condition is 0.
- Bit 2 - EISA Read transfer mode is enabled. 25MHz or faster 82596CA required.
- Bits 3-5 - Reserved
- Bit 6 - EISA Burst Write transfer mode is enabled. This mode should be used only with 33 MHz 82596CA
- Bit 7 - Reserved

**All register bits default to 0.**

**SECTION 4****BUS CYCLE DESCRIPTION****SECTION 3 - PIN SUMMARY**

7-52-33-55

**Pin Summary**

Table 3.1 gives a summary of the host bus pins for the EISA 9020BV device. The Host Interface consists of the pins for the EISA bus. Table 3.2 gives a summary of the local interface pins. The Local interface consists of the pins for the 82596 interface. The following abbreviations are used:

- I/O - Input and Output Pin
- I - Input Pin Only
- O - Output Pin Only
- TS - Three-state Pin
- OC - Open Collector Pin
- TP - Totem Pole Pin

**Table 3.1 Host Interface - EISA Bus Pin Summary**

Pin Names	Number of Signals	Input/Output	Pin Type	Pin Drive (mA)
AENx	1	I	-	-
BCLK	1	I	-	-
-BE(0-3)	4	I/O	TS	24
-CMD	1	I	-	-
-EX16	1	I/O	OC	24
-EX32	1	I/O	OC	24
EXRDY	1	I/O	OC	24
IRQ(0-3)	4	O	OC/TP*	6
-MAKx	1	I	-	-
-MASTER16	1	O	OC	24
M-IO	1	I/O	TS	24
-MREQx	1	O	TP	6
-MSBURST	1	O	TS	24
-SLBURST	1	I	-	-
-START	1	I/O	TS	24
RESDRV	1	I	-	-
W-R	1	I/O	TS	24
<b>TOTAL PINS</b>	<b>23</b>			

\* OC in level triggered mode, TP in edge triggered mode.



## SECTION 4

## BUS CYCLE DESCRIPTION

7-52-33-55

Table 3.2. Local Bus Pin Summary for Intel 82596

Pin Names	Number of Signals	Input/Output	Pin Type	Pin Drive (ma)
-ADS	1	I	-	-
-BLAST	1	I	-	-
-BRDY	1	O	TP	4
BREQ	1	O	TP	4
CA	1	O	TP	4
CDEN	1	O	TP	4
CRYIN	1	I	-	-
CRYOUT	1	O	-	-
EISAID	1	O	TP	4
HOLD	1	I	-	-
HLDA	1	O	TP	4
-LBE(0-3)	4	I	-	-
LCLK	1	O	TP	4
LINT	1	I	-	-
LRESET	1	O	TP	4
LW/-R	1	I	-	-
MODE(0-1)	2	I	-	-
-PORT	1	O	TP	4
-EPROMCS	1	O	TP	4
-IDPROMCS	1	O	TP	4
-RDY	1	O	TP	4
USER(0-3)	4	O	TP	4
<b>TOTAL PINS</b>	<b>29</b>			

Table 3.3 Buffer Control, Address and Data Pins

Pin Names	Number of Signals	Input/Output	Pin Type	Pin Drive (ma)
-ADRLTH	1	O	TP	4
-ADRLTL	1	O	TP	4
-AOEIN	1	O	TP	4
DTFLOW	1	O	TP	4
DCLOCK	1	O	TP	4
-DRV BUS	1	O	TP	4
-HADENB	1	I	-	-
HDIR	1	O	TP	4
-HDOE(0-2)	3	O	TP	4
IA(1-9)	9	I	-	-
BLA(2-9)	8	I/O	TS	4
BLA(10,11,13-16)	6	I	-	-
LD(0-7)	8	I/O	TS	4
<b>TOTAL PINS</b>	<b>42</b>			

**SECTION 4****BUS CYCLE DESCRIPTION**

T-52-33-55

**Table 3.4 Power, Ground and No Connect Pins**

Pin Names	Number of Signals	Input/Output	Pin Type	Pin Drive (ma)
NC	14	-	-	-
VDD	10	I	-	-
VSS	10	I	-	-
<b>TOTAL PINS</b>	<b>34</b>			

**Table 3.5 Host Interface- EISA Bus Pin Description**

Symbol	Signal Name	I/O	Pin Number	Function
AENx	Address Enable	I	2	This active high slot specific input signal indicates (when deasserted) that the EISA 9020BV may respond to address and I/O commands.
BCLK	Bus Clock	I	3	This active high input is provided for synchronizing EISA bus events with the host system clock. BCLK operates at a frequency between 8.333 and 6 MHz with a duty cycle of 50 percent.
-BE(3) -BE(2) -BE(1) -BE(0)	Byte Enables	I/O	7 6 5 4	These active low I/O signals are the byte enables that identify the specific bytes addressed in a double word. These signals and the address lines LA(2-23), are pipelined from one cycle to the next -BE(3) enables the high byte (byte 3) of a double word while -BE(0) enables the low byte. During Slave cycles, BE(0-3) are used to generate address bits 0 and 1.
-CMD	Command Strobe	I	8	This active low input signal provides timing control within the EISA bus cycle. The system board asserts this signal on the rising edge of BCLK, simultaneous with the deassertion of the -START signal.
-EX16	16 Bit Slave	I/O	9	This active low I/O signal indicates an EISA memory or I/O slave is capable of transferring 16 bits of data. EX16 is driven during slave accesses to 82596 DX OR 82596SX registers. During 16 bit bus master transfers the EISA 9020BV samples -EX16 on the rising edge of BCLK after -START is asserted. If this signal is not asserted the EISA 9020BV floats the -BE(0-3) and -START lines to allow the system board to perform a size translation. Once completed the system board asserts this signal and the EISA 9020BV completes the cycle.

## SECTION 4

## BUS CYCLE DESCRIPTION

-EX32	32 Bit Slave	I/O	10	This active low I/O signal indicates an EISA memory or I/O slave is capable of transferring 32 bit double word size. During 32 bit bus master transfers the EISA 9020BV samples -EX32 on the rising edge of BCLK after -START is asserted. If this signal is not asserted the EISA 9020BV floats the -BE(0-3) and -START lines to allow the system board to perform a size translation. Once completed the system board asserts this signal and the EISA 9020BV completes the cycle.
EXRDY	EISA Channel Ready Input and Output	I/O	11	This active high open collector signal lengthens a bus cycle from its standard one BCLK time. It is asserted by a memory or I/O device when it can not respond quickly enough. When EXRDY is low the EISA 9020BV inserts wait cycles (one BCLK) until memory brings this signal high. The EISA 9020BV pulls EXRDY low during slave cycles.
IRQ(3) IRQ(2) IRQ(1) IRQ(0)	Interrupt Request	I/O	36 35 34 31	These signals are used to inform the system of the completion of a task. IRQ(0-3) selection is programmable in the configuration registers. They may be programmed to active high totem pole or active low open collector.
-MAKx	Master Acknowledge	I	37	This active low slot specific signal is asserted by the system board to grant access to the EISA bus. The signal is in response to the EISA 9020BV asserting the -MREQx signal. The EISA 9020BV must release the EISA bus within 7.68 usec after this signal is deasserted.
-MASTER16	16 Bit Bus Master	O	38	When this three-state output signal is asserted the EISA 9020BV is a 16 bit bus master. This pin is programmable in the configuration registers.
M-IO	Memory or I/O	I/O	39	This three-state signal distinguishes a memory cycle from an I/O cycle. When this signal is high a memory cycle is in progress. When M-IO is low an I/O cycle is in progress. M-IO is pipelined from one EISA bus cycle to the next.
-MREQx	Master Request	O	40	This active low totem pole, slot specific, output signal is asserted by the EISA 9020BV to request EISA bus access. The system board asserts -MAKx in response to this signal.
-MSBURST	Master Burst	O	42	The EISA 9020BV asserts this active low output signal to indicate to the slave that it is executing burst cycles. Burst transfers are programmable in the configuration registers.
-SLBURST	Slave Burst	I	43	This active low input informs the EISA 9020BV that the addressed slave supports burst cycles.

## SECTION 4

## 7-52-33-55 BUS CYCLE DESCRIPTION

-START	Start Command	I/O	44	This active low three-state signal indicates the beginning of an EISA bus access. It is asserted for one BCLK period after the address is valid on the bus.
RES DRV	Bus Reset	I	45	This active high input signal provides a hard reset to the EISA 9020BV chip. Internal logic is initialized by this signal and any transfer operations are aborted.
W-R	Write/Read	I/O	46	This Three-state pin indicates whether to perform an EISA bus write or read operation. When this pin is high a write operation is requested and when low a read.

Table 3.6 Local Bus Pin Description

Symbol	Signal Name	I/O	Pin Number	Function
-ADS	Address Strobe	I	51	This active low input signal indicates the Intel 82596 has begun a valid bus master cycle and that the 82596 pins A31-A2, -BE(0-3) and W/-R are being driven valid.
-BLAST	Last Burst Cycle	I	68	This active low input signal indicates that the next -BRDY will be treated as a normal -RDY, thus ending a BURST data transfer. This input is only used for the 82596CA version. For the SX and DX versions this input should be tied high.
-BRDY	Burst Ready	O	57	This active low output signal performs the same function as -RDY during burst cycles. This signal is for the 82596CA only. Note that during burst cycles, -RDY, not -BRDY, is asserted on the last transfer.
BREQ	Bus Request	O	52	Bus Request to 82596. This signal is used to trigger the bus throttle timers.
CA	Channel Attention	O	55	This active high output is used to force the 82596 to begin executing memory resident commands. In other words, this signal wakes up the Intel 82596 and forces it to start executing command sequences from system memory. See Section 2 for the I/O address range.
CDEN	Card Enable	O	112	This totem pole output is asserted when the I/O board has been enabled through the EBC Register.
LCLK		O	53	This output signal provides the fundamental clocking for the 82596.
CRYIN	Crystal Input	I	116	This input pin provides the timing for all synchronous operations in the EISA 9020BV. It connects to either a TTL clock signal or directly to a crystal.
CRYOUT	Crystal Output	O	117	This output signal connects directly to crystal oscillator. It is a no connect pin when the the CRYIN pin connects to a TTL clock signal.

## SECTION 4

## BUS CYCLE DESCRIPTION

EISAID	EISA ID address bit		115	This address bit (comparable to ID PROM A4) is active during EISA product ID accesses. This signal is active when LA(2,3,4) = (0,0,0)															
HOLD	Bus Hold Request	I	69	This active high input indicates the Intel 82596 needs to gain access to the host bus.															
HLDA	Bus Hold Acknowledge	O	70	This active high totem pole output signal indicates the EISA 9020BV has successfully gained access to the host bus. When the Intel 82596 receives this signal it begins bus master operation.															
-LBE(0-3)	Byte Enable	I	61, 62, 63, 54	These active low input signals are used to indicate which bytes are involved with the current bus master memory access. -LBE(3) specifies the high byte and -LBE(0) specifies the low byte. When operating in 16 bit mode, these pins are redefined to carry the -BHE and -BLE signals into -LBE1 and -LBE0.															
LINT	82596 Local Interrupt	I	58	This active high input is asserted when the 82596 has an interrupt pending. The EISA 9020BV asserts one of four host interrupts when this signal is active. The host interrupt line that is asserted is programmable in Configuration Register 0, bits 1 and 2.															
LRESET	Reset	O	60	This active high output signal provides a hard reset to the Intel 82596. It is also used to phase synchronize the clock for the EISA 9020BV and Intel 82596.															
LW/-R	Write or Read	I	66	This input pin specifies whether the current bus master access is a read or write operation. When this pin is high a write cycle is requested and when low a read cycle.															
MODE(1) MODE(0)	Mode	I	72 71	<p>These pins are used to select the various types of 596 chips as outlined below:</p> <table><tr><th>MODE1</th><th>MODE 0</th><th>596 Chip</th></tr><tr><td>0</td><td>0</td><td>Reserved</td></tr><tr><td>0</td><td>1</td><td>CA - 1x clk</td></tr><tr><td>1</td><td>0</td><td>DX - 2x clk</td></tr><tr><td>1</td><td>1</td><td>SX - 2x clk</td></tr></table>	MODE1	MODE 0	596 Chip	0	0	Reserved	0	1	CA - 1x clk	1	0	DX - 2x clk	1	1	SX - 2x clk
MODE1	MODE 0	596 Chip																	
0	0	Reserved																	
0	1	CA - 1x clk																	
1	0	DX - 2x clk																	
1	1	SX - 2x clk																	
-PORT	Port	O	67	This active low output signal causes the Intel 82596 to latch data from the system data bus into a 32 bit internal register. When operating in 16 bit mode, this signal is activated twice for all CPU port access commands. This signal and the CA signal comprise the slave interface to the Intel 82596. The I/O address of the -PORT signal is programmable in configuration registers.															

## SECTION 4

## BUS CYCLE DESCRIPTION

-EPROMCS	BIOS PROM Output Enable	O	113	This active low output pin connects to the output enable pin (-OE) of the BIOS Boot PROM. The EISA 9020BV gates the data from the PROM onto the system data bus. The system memory address of the BIOS PROM is programmable in Configuration Register 2.
-IDPROMCS	ID PROM Output Enable	O	114	This active low output pin connects to the output enable pin (-OE) of the Node ID PROM. The EISA 9020BV gates the data from the Node ID PROM onto the system data bus. The system I/O address of the ID PROM is programmable in Configuration Register 1.
-RDY	Ready	O	59	The EISA 9020BV asserts this active low signal to inform the Intel 82596 that the current bus master access cycle may be completed. When this signal is high, the Intel 82596 inserts wait cycles in the current bus access.
USER3 USER2 USER1 USER0	User Defined Pins	O	107, 106 105, 104	These totem pole output pins are controlled from Configuration Register 1 for each host interface. They control logic on the I/O board.

Table 3.7 Buffer Control, Address and Data Pins

Symbol	Signal Name	I/O	Pin Number	Function
-ADRLTH	Address Latch High Bytes	O	108	This active low totem pole output signal connects to 74F544's and 74F543's A to B latch enable inputs, (High Bytes). Connect to -LEAB input of latch.
-ADRLTL	Address Latch Low Byte	O	111	This active low totem pole output signals connects to 74F543's A to B latch enable input (Low Byte). Connect to -LEAB input of latch.
-AOEIN	Address Input Enable	O	101	This active low totem pole output signal connects to 74F543's B to A output enable input. Connect to -OEBA for lower three address drivers.
BLA(2-9)  BLA(10,11) BLA(13-16)	Buffered Latched Address (Local Address)	I/O  I I	14, 15, 16 17, 18, 19, 20, 21, 24, 25, 26, 27, 28 29,	These active high input signals are the host address lines needed for I/O and BIOS PROM space decode. BLA(2-9) are outputs during Bus Master Transfers.
DTFLOW	Clocked/Transparent input	O	99	This signal is used as the Clocked/Transparent input to the 74F646 transceiver/registers. Connect to SBA input of transceiver. Clocked is for bus master and Transparent is for slave mode.

## SECTION 4

## BUS CYCLE DESCRIPTION

DCLOCK	Clock Pulse Input	O	100	This signal is used as a clock pulse input for 74F646 Transceiver/registers. Connect to CAB input of transceiver.										
-DRV BUS	Drive EISA Bus	O	123	This active low totem pole output signal connects the 74F543's and 74F544's A to B output enable inputs. Connect to -OEAB input of transceiver.										
-HADENB	Host Address Enable	I	30	This signal provides for an external decode of Host Address bits (17-23). This pin is used for BIOS PROM decode only.										
HDIR	Host Data Direction	O	122	This totem pole output signal connects to the DIR pin of the 74F646 which gates the data bus between the adapter board and the EISA bus. When this pin is low, the host data bus is gated to the adapter board. When this pin is high the data bus from the adapter board is gated to the host data bus.										
-HDOE(2) -HDOE(1) -HDOE(0)	Host Data Output	O	126 125 124	<p>These active low totem pole output signals connect to the -OE pin of the 74F646s which gate data between the adapter board and the host bus. These pins are connected as indicated below:</p> <table><tr><th>Host byte</th><th>-HDOE pin</th></tr><tr><td>0</td><td>-HDOE(0)</td></tr><tr><td>1</td><td>-HDOE(1)</td></tr><tr><td>2</td><td>-HDOE(2)</td></tr><tr><td>3</td><td>-HDOE(2)</td></tr></table>	Host byte	-HDOE pin	0	-HDOE(0)	1	-HDOE(1)	2	-HDOE(2)	3	-HDOE(2)
Host byte	-HDOE pin													
0	-HDOE(0)													
1	-HDOE(1)													
2	-HDOE(2)													
3	-HDOE(2)													
IA(1-9)	82596 lower order address	I	76, 77, 78 79, 80, 81 82, 83, 84	These inputs are connected to the A(1-9) signals of the 82596 and are used to load the EISA 9020BV's address counter. This address counter generates the lower order address bits to the host bus during BURST transfer cycles. For non-BURST master cycles, A(2-9) pass through the EISA 9020BV without modification.										
LD(0-7)	Host Data	I/O	87, 88, 89, 90, 91, 92, 93, 94	These three-state data signals program Configuration Registers in the EISA 9020BV. The host processor may also read back the registers.										

**SECTION 4****BUS CYCLE DESCRIPTION****Table 3.8 Power, Ground and No Connect Pin Description**

NC	No Connect	-	41, 47, 48 56, 73, 74, 75, 95, 98, 102, 103, 120, 121, 127	No Connect
VDD	Power	I	1, 12, 22 32, 50, 64 85, 96, 109, 119	Five Volt Power Supply Pins
VSS	Ground	I	13, 23, 33 49, 65, 86 97, 110, 118, 128	Ground Pins



**SECTION 4****BUS CYCLE DESCRIPTION****SECTION 4 - BUS CYCLE DESCRIPTION**

T-52-33-55

This section describes EISA 9020BV local and EISA bus functionality with the 82596.

**SLAVE CYCLES**

In the slave mode, the EISA 9020BV monitors the address lines BLA (11:2) and -BE (3:0) for general I/O address decoding, slot-specific address decoding, and configuration register accessing. During the slave mode, -AENx has to be asserted low.

The configuration registers can be accessed through 8-bit I/O read or write cycles. These cycles are 6 BCLK periods long.

**82596 Register Access**

The 82596 registers are accessed through EISA slave I/O cycles. The EISA 9020BV decodes the system address and drives CA or -PORT to the 82596. The EISA 9020BV also drives the data direction signal, HDIR, to the data buffers to indicate whether the cycle is a read or a write.

-PORT is valid for addresses 0z0X0h-0z0X7h. CA is valid for addresses 0z0X8h - 0z0XFh.

**EISA ID, Node ID and BIOS PROM Access**

The EISA ID and Ethernet ID use the same ID PROM. The EISAID and -IDPROMCS signals are accessed through 8-bit I/O slave cycles. The EISAID signal should connect to the on board PROM address A4. The EISA 9020BV decodes the system address and drives the -EPROMCS for BIOS PROM access.

EISA ID, Node ID and BIOSPROM accesses are executed by the EISA 9020BV as 8 bit EISA slave cycles. EXRDY is not deasserted. The -IDPROMCS is valid for addresses 0zC80h-0zC83h, and 0zC90h-0zC97h.

**Interrupts**

The EISA 9020BV provides four interrupt request lines, IRQ(3:0). LINT from the 82596 asserts the appropriate EISA interrupt request signals. If the EISA interrupt request line is programmed in the latched mode, reading bit 4 of register 0 will clear the interrupt request signal.

**MASTER CYCLES****Bus Request**

The 82596 initiates an EISA bus request by asserting HOLD to the EISA 9020BV. When the EISA 9020BV detects HOLD, it drives -MREQx to the EISA bus and waits to receive -MAKx from motherboard. After the EISA 9020BV detects -MAKx, it will assert HLDA to the 82596 and will assert -DRVBUS to turn on 74F543 and 74F544 latching buffers.

**Bus Arbitration**

The centralized arbitration controller arbitrates the request, -MREQx, and the system board asserts a bus grant signal, -MAKx, when the bus is available. An EISA bus master may be preempted by another device that requests use of the bus. The EISA 9020BV allows the 82596 to hold the bus for 55 BCLKs or 23 BCLKs from the preemption after sampling its -MAKx signal negated. At this point, the EISA 9020BV removes HLDA to the 82596 which allows 9 BCLKs for the 82596 to release the bus.

**Burst and Non-burst Modes of Operation**

The EISA 9020BV can be programmed for burst or non-burst data transfer modes. To execute burst cycles, burst mode must be enabled from configuration register 3. In addition, the 82596 start address must be eight byte aligned, and subsequent addresses must be contiguous (4 byte aligned).

**SECTION 4****BUS CYCLE DESCRIPTION**

7-52-33-55

If burst mode is enabled, the EISA 9020BV will monitor the -SLBURST signal at the beginning of the transfer to determine if the slave device that was addressed is capable of executing burst cycles. If the slave device does not respond with an active -SLBURST, the EISA 9020BV will not execute burst cycles. (The EISA 9020BV only supports 32 bit burst cycles.)

For mismatched translation EISA cycles, the EISA 9020BV will monitor the -EX32 signal at the beginning of the transfer to determine if the system memory it addressed has the same bus width. If the -EX32 signal is not active, the EISA 9020BV will function in the non-burst mode and will "back-off" the bus by floating -START, -LBE(2:0), and disabling -HDOE(0:2) to allow the motherboard to take control of the transfer.

**1K Byte Page Address Boundary**

The EISA 9020BV will not start a burst cycle if the 82596 address is at the 1K byte page boundary address. During the burst cycle, the EISA 9020BV provides the support to detect the 1K byte page address boundary. At the 1K byte boundary, the EISA 9020BV will relinquish control of the bus.


P L X TECHNOLOGY CORP

52E D

6855149 0000439 169 PLX

T-52 33-55

## EISA 9020BV CONFIGURATION REGISTER READ TIMING




P L X TECHNOLOGY CORP

52E D

6855149 0000440 980 PLX

T-52 33-55

## EISA 9020BV IDPROM READ TIMING




## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV EPROM READ TIMING




## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV CA WRITE TIMING




## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV PORT WRITE TIMING




## SECTION 5

## TIMING DIAGRAMS

T-52 38-55

## EISA 9020BV MASTER ARBITRATION






## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV NON-BURST WRITE TIMING




## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV NON-BURST READ TIMING




## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV BURST W-W-W/WAIT-W




## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV BURST R-R-R/WAIT-R



## SECTION 5

## TIMING DIAGRAMS

T-52-33-55

## EISA 9020BV TIMING

Symbol	Description	Min	Max
T1	LCLK rising delay to CA valid		25
T2	LCLK rising delay to -PORT valid		25
T3	BLA(2-15) delay to -EX32/16 valid		25
T4	BCLK falling to EXRDY valid		25
T5	BCLK falling to EXRDY invalid		35
T6	-CMD valid delay to -DOE(2:0) valid		25
T7	LA(3:5) valid to BLA(2:15) valid		35
T8	-CMD valid delay to -EPROMCS valid		25
T9	-CMD valid delay to -IDPROMCS valid		25
T12	-LA,MIO setup to -CMD	120	
T13	-LA,MIO hold from -CMD	25	
T14	BLA(2:23) valid to -HADENB valid		18
T15	BCLK rising delay to -CMD valid	2	25
T16	BLAn valid delay to EISAID valid		35
T17	-CMD invalid delay to EISAID invalid	25	
T18	-IDPROMCS valid delay to BD(7:0) valid		35
T19	BD(7:0) valid delay to D(7:0) valid		10
T20	BCLK falling to SA(0:19) valid		30
T21	SAn valid delay to BSAn valid		10
T22	-EPROMCS valid delay to BD(7:0) valid		250
T23	-DOE0 valid delay to BD(7:0) valid		40
T24	BCLK falling to -DRVBUS valid		25
T25	BCLK falling to -DRVBUS invalid		25
T26	BCLK rising to -MAKx valid		40
T27	-MAKx setup to BCLK falling	10	
T28	BCLK rising to -MAKx invalid	25	
T29	LCLK rising to HLDA invalid		20
T30	HOLD valid delay to HLDA invalid		15
T31	BCLK rising to -START valid	2	25
T32	BCLK rising to -START invalid	2	25
T33	IA(9:1) setup to BCLK rising	15	
T34	IA(9:1) hold from BCLK rising	10	
T35	-ADS setup to LCLK rising	10	
T36	-ADS hold from LCLK rising	10	
T37	LCLK rising to -RDY, -BRDY valid		15
T38	LCLK rising to -RDY, -BRDY invalid		15
T39	-EX32 setup to BCLK rising	15	
T40	-EX32 hold from BCLK rising	25	
T43	BCLK falling to -MSBURST valid		25
T44	BCLK falling to -MSBURST invalid		25
T45	BCLK falling to -ADRLTL valid		20
T46	BCLK rising to -ADRLTL invalid		20
T47	BCLK rising to -ADRLTH valid		20
T48	BCLK falling to -ADRLTH invalid		20
T49	LCLK rising to -DOE(2:0) valid		20
T50	LCLK rising to -DOE(2:0) invalid		20
T51	EXRDY setup to BCLK falling	15	
T52	EXRDY hold from BCLK falling	5	
T53	BCLK rising to DCLOCK valid		20

## SECTION 5

T-52 33-55

## TIMING DIAGRAMS

T54	BCLK falling to DCLOCK invalid		20
T55	IA(9:1) valid delay to BLA(9:1) delay		20
T56	BCLK falling to -BE(3:0) invalid, valid		30
T57	-BLAST setup to LCLK rising	20	
T58	-BLAST hold from LCLK rising	5	
T59	HOLD setup to BCLK rising	20	
T60	HOLD hold from BCLK rising	10	
T61	BCLK falling to -MREQx valid		33
T62	BCLK falling to -MREQx invalid		33

## SECTION 6

## SECTION 6 - Electrical Specifications &amp; Max Ratings

T-52 33-55

## Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground	-0.5V to +7.0V
Input Voltage (VIN)	VSS - 0.5V VDD + 0.5V
Output Voltage (VOUT)	VSS - 0.5V VDD + 0.5V

## Operating Ranges

Ambient Temperature	Supply Voltage (VDD)	Input Voltage (VIN)
0°C to +70°C	5V +/- 5%	Min = VSS Max = VDD

## Capacitance (sample tested only)

Parameter	Test Conditions	Pin Type	Typical Value	Units
CIN	VIN = 2.0V f = 1 MHz	Input	5	pF
COUT	VOUT = 2.0V f = 1 MHz	Output	10	pF

## Electrical Characteristics Tested Over Operating Range

Parameter	Description	Test Conditions		Min	Max	Units
VOH	Output High Voltage	VDD = Min, VIN = VIH or VIL	IOH = -4.0mA	2.4		V
VOL	Output Low Voltage		IOL per Tables 3.1-3.4		0.4	V
VIH	Input High Level			2.0		V
VIL	Input Low Level				0.8	V
ILI	Input Leakage Current	VSS ≤ VIN ≤ VDD VDD = Max		-10	+10	uA
IOZ	Tri-state Output Leakage Current	VDD = Max VSS ≤ VIN ≤ VDD		-10	+10	uA
ICC	Power Supply Current	VDD = Max Typical = 40 mA		20	80	mA

## SECTION 7

## PACKAGE DIMENSIONS

## Section 7 - Package Mechanical Dimensions

T-5233-55

