

High-Speed CMOS Logic MN74HC Series

MN74HC273/MN74HC273S


MN74HC273/MN74HC273S

Octal D-Type Flip-Flops with Clear

■ Description

MN74HC273/MN74HC273C contain eight D-type flip-flops with clear. This is a master/slave flip-flop with common clock and clear. D input data satisfying set-up time is transferred to output Q on the positive-going edge of the clock pulse. When the clear input is low, all outputs are set to low. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs are directly driven. Resistors and diodes are provided in V_{DD} and V_{SS} to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-5



20-pin plastic DIL package

P-6



20-pin Panaflat package (SO-20D)


■ Truth-table

Input		Output	
CLR	CLK	D	Q
L	X	X	L
H	/	H	H
H	/	L	L
H	L	X	Q ₀


Note:

1. / : Data input is transmitted to output during the rise of clock from "L" to "H".
2. X₀ : Either of "H" and "L" will do.
3. Q₀ : Q level before establishment of input conditions shown in the table.

Pin configuration (top view)



■ Logic diagram



High-Speed CMOS Logic MN74HC Series

MN74HC273/MN74HC273S

■ Absolute maximum ratings

Item		Sym.	Rating	Unit	
Supply voltage		V _{DD}	-0.5~7.0	V	
Input/output voltage		V _I , V _O	-0.5~V _{DD} +0.5	V	
Input current		I _I	±20	mA	
Output current		I _O	±25	mA	
Power dissipation	MN74HC273	T _a =-40~-+60°C	P _D	400	
		T _a =+60~-+85°C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC273S	T _a =-40~-+60°C	P _D	275	
		T _a =+60~-+85°C		Decrease to 200mW at the rate of 3.8mW/°C	
Storage temperature range		T _{Stg}	-65~+150	°C	
Supply current		I _{DD} , I _{SS}	±50	mA	

■ Recommended operating conditions

Item	Sym.	Rating	Unit
Operating supply voltage	V _{DD}	1.4~6.0	V
Input voltage	V _I	0~V _{DD}	V
Operating temperature range	T _{opr}	-40~+85	°C
Input rise and fall time	t _r , t _f	0~500	ns

■ DC characteristics (V_{DD}=5V±10%, V_{SS}=0V)

Item	Sym.	Test conditions	Ta=-40°C		Ta=+25°C		Ta=+85°C		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Quiescent supply current	I _{DD}	V _I =V _{DD} or V _{SS}			8		8		80 μA
High level input voltage	V _{IH}	V _O =V _{DD} -1.0V or 0.5V I _O ≤1μA	V _{DD} =4.5V	3.15		3.15		3.15	V
			V _{DD} =5.0V	3.50		3.50		3.50	
			V _{DD} =5.5V	3.85		3.85		3.85	
Low level input voltage	V _{IL}	V _O =V _{DD} -1.0V or 0.5V I _O ≤1μA	V _{DD} =4.5V		0.9		0.9		V
			V _{DD} =5.0V		1.0		1.0		
			V _{DD} =5.5V		1.1		1.1		
Input current	±I _I	V _I =V _{DD} or V _{SS}			0.3		0.3		1 μA
High level output voltage	V _{OH}	V _I =V _{DD} or V _{SS} , I _O ≤1μA	V _{DD} -0.05		V _{DD} -0.05		V _{DD} -0.05		V
Low level output voltage	V _{OL}	V _I =V _{DD} or V _{SS} , I _O ≤1μA			0.05		0.05		0.05 V
High level output current	I _{OH}	V _I =V _{DD} or V _{SS} , V _O =V _{DD} -0.8V	-6		-5		-4		mA
Low level output current	I _{OL}	V _I =V _{DD} or V _{SS} , V _O =0.4V	6		5		4		mA

■ AC characteristics (V_{DD}=5V, V_{SS}=0V, Ta=25°C Input transition time ≤6ns, C_L=50pF)


Item	Sym.	Test conditions	Min.	Typ.	Max.	Unit
Output rise time	t _{TLH}			8	15	ns
Output fall time	t _{THL}			6	15	ns
Minimum data set-up time	t _{su}				20	ns
Maximum clock frequency	f _{max}		30			MHz
Propagation time (L→H) CLK→Q	t _{PLH}				25	ns
Propagation time (H→L) CLK→Q	t _{PHL}				25	ns
Propagation time (L→H) PR,CLR→Q	t _{PLH}				25	ns
Propagation time (H→L) PR,CLR→Q	t _{PHL}				25	ns
Minimum clear pulse width	t _{WCD}				20	ns

High-Speed CMOS Logic MN74HC Series

MN74HC273/MN74HC273S

※ Switching time measurement circuit and waveform

1. Measurement circuit



2. Waveforms

Waveforms-1 $(t_{TLH}, t_{THL}, t_{su}, f_{max},$
 $t_{PLH}/t_{PHL}(CLK \rightarrow Q))$ Waveforms-2 $(t_{PLH}/t_{PHL}(CLR \rightarrow Q), t_{WCD})$ 