

High-Speed CMOS Logic MN74HC Series

MN74HC273/MN74HC273S

MN74HC273/MN74HC273S

Octal D-Type Flip-Flops with Clear

■ Description

MN74HC273/MN74HC273C contain eight D-type flip-flops with clear. This is a master/slave flip-flop with common clock and clear. D input data satisfying set-up time is transferred to output Q on the positive-going edge of the clock pulse. When the clear input is low, all outputs are set to low. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs are directly driven. Resistors and diodes are provided in V_{DD} and V_{SS} to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth table

Input			Output
CLR	CLK	D	Q
L	X	X	L
H	⌈	H	H
H	⌈	L	L
H	L	X	Q_0


Note:

1. ⌈ : Data input is transmitted to output during the rise of clock from "L" to "H".
2. X_0 : Either of "H" and "L" will do.
3. Q_0 : Q level before establishment of input conditions shown in the table.

■ Logic diagram



P-5




20-pin plastic DIL package

P-6



20-pin Pinflat package (SO-20D)

Pin configuration (top view)



High-Speed CMOS Logic MN74HC Series

MN74HC273/MN74HC273S

■ Absolute maximum ratings

Item			Sym.	Rating	Unit
Supply voltage			V _{DD}	-0.5~7.0	V
Input/output voltage			V _I , V _O	-0.5~V _{DD} +0.5	V
Input current			I _I	±20	mA
Output current			I _O	±25	mA
Power dissipation	MN74HC273	T _a =-40~+60℃	P _D	400	mW
		T _a =+60~+85℃		Decrease to 200mW at the rate of 8mW/℃	
	MN74HC273S	T _a =-40~+60℃	P _D	275	mW
		T _a =+60~+85℃		Decrease to 200mW at the rate of 3.8mW/℃	
Storage temperature range			T _{stg}	-65~+150	℃
Supply current			I _{DD} , I _{SS}	±50	mA

■ Recommended operating conditions

Item	Sym.	Rating	Unit
Operating supply voltage	V_{DD}	1.4~6.0	V
Input voltage	V_i	0~ V_{DD}	V
Operating temperature range	T_{opr}	-40~+85	$^\circ\text{C}$
Input rise and fall time	t_r, t_f	0~500	ns

■ DC characteristics ($V_{DD}=5V \pm 10\%$, $V_{SS}=0V$)

Item	Sym.	Test conditions	$T_a = -40^\circ\text{C}$		$T_a = +25^\circ\text{C}$		$T_a = +85^\circ\text{C}$		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Quiescent supply current	I_{DD}	$V_i = V_{DD}$ or V_{SS}		8		8		80	μA
High level input voltage	V_{IH}	$V_o = V_{DD} - 1.0V$ or 0.5V $ I_o \leq 1\mu\text{A}$	$V_{DD}=4.5V$	3.15		3.15		3.15	V
			$V_{DD}=5.0V$	3.50		3.50		3.50	
			$V_{DD}=5.5V$	3.85		3.85		3.85	
Low level input voltage	V_{IL}	$V_o = V_{DD} - 1.0V$ or 0.5V $ I_o \leq 1\mu\text{A}$	$V_{DD}=4.5V$		0.9		0.9		V
			$V_{DD}=5.0V$		1.0		1.0		
			$V_{DD}=5.5V$		1.1		1.1		
Input current	$\pm I_i$	$V_i = V_{DD}$ or V_{SS}		0.3		0.3		1	μA
High level output voltage	V_{OH}	$V_i = V_{DD}$ or V_{SS} , $ I_o \leq 1\mu\text{A}$	$V_{DD}-0.05$		$V_{DD}-0.05$		$V_{DD}-0.05$		V
Low level output voltage	V_{OL}	$V_i = V_{DD}$ or V_{SS} , $ I_o \leq 1\mu\text{A}$		0.05		0.05		0.05	V
High level output current	I_{OH}	$V_i = V_{DD}$ or V_{SS} , $V_o = V_{DD} - 0.8V$	-6		-5		-4		mA
Low level output current	I_{OL}	$V_i = V_{DD}$ or V_{SS} , $V_o = 0.4V$	6		5		4		mA

■ AC characteristics ($V_{DD}=5V$, $V_{SS}=0V$, $T_a=25^\circ\text{C}$ Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Item	Sym.	Test conditions	Min.	Typ.	Max.	Unit
Output rise time	t_{TLH}			8	15	ns
Output fall time	t_{THL}			6	15	ns
Minimum data set-up time	t_{su}				20	ns
Maximum clock frequency	f_{max}		30			MHz
Propagation time (L→H) CLK→Q	t_{PLH}				25	ns
Propagation time (H→L) CLK→Q	t_{PHL}				25	ns
Propagation time (L→H) PR,CLR→Q	t_{PLH}				25	ns
Propagation time (H→L) PR,CLR→Q	t_{PHL}				25	ns
Minimum clear pulse width	t_{wcd}				20	ns

High-Speed CMOS Logic MN74HC Series

MN74HC273/MN74HC273S


※ Switching time measurement circuit and waveform

1. Measurement circuit



2. Waveforms

Waveforms-1 (t_{TLH} , t_{THL} , t_{su} , f_{max} , $t_{PLH}/t_{PHL}(CLK \rightarrow Q)$)



Waveforms-2 ($t_{PLH}/t_{PHL}(CLR \rightarrow Q)$, t_{wcd})

