# Am100474

1024 x 4 IMOX™ ECL Bipolar RAM

# 4m100474

# PRELIMINARY

#### DISTINCTIVE CHARACTERISTICS

- Fast access time (10 ns) improves system cycle speeds.
- Fully compatible with 100K series ECL logic no board changes required.
- Enhanced output voltage level compensation providing 6X (improvement in) Vol. and VoH stability over supply and temperature ranges.
- Internally voltage-compensated providing flat AC performance.
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature.

# GENERAL DESCRIPTION

The Am100474-10, Am100474-15 and Am100474-25 are fully decoded 4096-bit ECL RAMs, organized 1024 words by 4 bits. Word selection is achieved by means of a 10-bit address, A<sub>0</sub> through A<sub>9</sub>. Easy memory expansion is provided by an active LOW chip select (CS) input and unterminated OR-tieable emitter follower outputs.


An active LOW write enable (WE) controls the write/read operation of the memory. When the chip select and write

enable lines are LOW, the data inputs  $(D_1 - D_4)$  are written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed word is read out on the noninverting outputs,  $O_1 - O_4$ .

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.

# **BLOCK DIAGRAM**



# MODE SELECT TABLE

	Input	t	Output	Mode			
CS	WE	DIN	DOUT				
Н	Х	Х	L	Not Selected			
L	L	L	L	Write "0"			
L	L	H	L	Write "1"			
L	Н	Х	DOUT	Read			

H = HIGH

L = LOW

X = Don't Care

#### PRODUCT SELECTOR GUIDE


# Highlights of Key Performance Parameters (Commercial)

Part Number	Am100474-10	Am100474-15	Am100474-25
Address Access Time (tAA)	10 ns	15 ns	25 ns
Write Pulse Width (tw)	12 ns	15 ns	25 ns
Write Recovery (twg)	14 ns	17 ns	27 ns
Chip Select Access/ Recovery and Write Disable Times (t <sub>ACS</sub> , t <sub>RCS</sub> , t <sub>WS</sub> )	8 ns	8 ns	10 ns
Power Supply (IEE)	230 mA	200 mA	200 mA

Publication # Rev. Amendment / 03232 D /0 /0 Issue Date: May 1986

IMOX is a trademark of Advanced Micro Devices, Inc.

3-38



#### ORDERING INFORMATION


#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type

1024 x 4 IMOX ECL Bipolar RAM

D. Temperature Range E. Optional Processing



\*Preliminary. Subject to Change.

Valid Combinations								
AM100474-10								
AM100474-15	DC, DCB FC, FCB							
AM100474-25	. 0, 7 05							

# Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# **ABSOLUTE MAXIMUM RATINGS**

	65 to +150°C
Case Temperature with	55 to +125°C
V <sub>FF</sub> Pin Potential to	
GND Pin	7.0 V to +0.5 V
	VEE to +0.5 V
Output Current (DC Output	: HIGH) 30 mA to + 0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Commercial (C) Devices (Note 2)		
Temperature 0	to	+85°C
Supply Voltage5.7 V	to	-4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS (VEE = -4.5 V, VCC = GND (Note 2))

Parameter Symbol	Parameter Description	Test Conditions	<b>B</b> (Note 3)	<b>Typ.</b> (Note 1)	A (Note 3)	Units	
Voн	Output Voltage HIGH	VIN = VIHA OF VILB	- 1025		-880	mV	
VOL	Output Voltage LOW	THA THA S. TIEB	Loading is	-1810		- 1620	mV
Vohc	Output Voltage HIGH	VIN = VIHB OF VILA	50 Ω to -2.0 V	-1035			mV
Volc	Output Voltage LOW	TIN TINE V. TLA				- 1610	mV
VIH	Input Voltage HIGH	Guaranteed Input Voltage Hit (Note 4)	-1165		-880	mV	
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LC (Note 4)	-1810		- 1475	mV	
he	Input Current HIGH	VIN - VIHA			220	μΑ	
	Input Current LOW Chip Select (CS)	V <sub>IN</sub> = V <sub>ILB</sub>		0.5		170	
l₁∟	All Other Inputs		-50			μΑ	
	Power Supply	All Inputs and	Am100474-10	-230			mA
<sup>∤</sup> EE	Current (Pin 18)	Outputs Open	Am100474-15/-25	-200			A

Notes: 1. Typical values are:

- V<sub>EE</sub> = -4.5 V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>A</sub> = 25°C 2. Output Load = 50  $\Omega$  and 30 pF to -2.0 V, T = T<sub>A</sub> = 0 to +85°C for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate resistance values of the package are:  $\theta_{JA}$  (Junction-to-Ambient) = 90°C/Watt (still air)
  - $\theta_{\rm JA}$  (Junction-to-Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
  - T = TC = 0 to +85°C for Flatpak and LCC packages
- $\theta_{JC}$  (Junction-to-Case) = 25°C/Watt
- 3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

No.	Parameter Symbol	Parameter Description		Am100474-10			Am100474-15			Аг	n 100474	-25	
			Test Conditions	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Unit
EAL	MODE												
1	tacs	Chip Select Access Time		<u> </u>		8			8	ĺ		10	ns
2	tRCS	Chip Select Recovery	Measured at 50% of input to			8	<b></b>	14.60	8	1999 <b>192</b> Harr	<b></b>	10	ns
3	taa	Time Address Access Time	50% of output		<del> </del>	10	. 15	-	15	*45.1		25	ns
	E MODE	T ACCUSE ACCUSE AND	1		1	-	<del> </del>	778. BH	5		L		110
4	tw	Write Pulse Width	twsa = twsa	12	I		15			25			ns
5	twsp	(to Guarantee Writing)  Data Setup Time Prior to Write	(Min.)	2	7		<b>2</b>			2	ļ		ns
6	twno	Data Hold Time After Write	= .	2		Boss,	2			2			ns
7	twsa	Address Setup Time Prior to Write	tw = tw (Min.)	2			2			2			ns
8	twha	Address Hold Time After Write	20 88 <sup>78</sup>	2			2			2			ns
9	twscs	Chip Select Setup Time Prior to Write		2			2			2			ns
10	twncs	Chip Select Hold Time After Write	Measured at 50% of input to 50% of output	2			2			2			ns
11	tws	Write Disable Time	30 % Or Output			8			8			10	ns
12	twr	Write Recovery Time		<u> </u>	L	14		<u> </u>	17			27	ns
ISE	TIME AND												
13	t <sub>r</sub>	Output Rise Time	Measured between 20%		2.5			2.5		ļ	2.5		ns
14	tf	Output Fall Time	and 80% points	L	2.5			2.5	<u> </u>	L	2.5		
	CITANCE	Innuit Bin Consultance	Measured with a	<del></del>								7	
15 16	Cout	Input Pin Capacitance Output Pin Capacitance	pulse technique on sample basis		7			7		<u> </u>	7		рF
		\	WITCHING	WAV	EFORM	15 (C	ont	ı. <i>)</i>					
	RESS	— ADORESS J	ADDRE	SS K -	>	<b>K</b> =		A	DORES	s L —			50%
	<u> </u>	7			<del></del>				-}				50%
		777						///		· · · · · · · · · · · · · · · · · · ·			
DATA	OUT	-0-	-3-	-		-		-	_	② <b>-</b>			50%
	CHIF	P READ A HIGH CTED IN ADDRESS J	READ A IN ADDR				READ	A HIGH ORESS L			CHIP	,	
			Rea	d Mo	de							W	F00117

