

PLCDA03C-6 thru PLCDA15C-6

BIDIRECTIONAL LOW CAPACITANCE TVS ARRAYS

APPLICATIONS

✔ Ethernet - 10/100 Base T

- ✓ FireWire
- ✓ SCSI
- ✔ Bluetooth & RF

IEC COMPATIBILITY (EN61000-4)

- ✔ 61000-4-2 (ESD): Air 15kv, Contact 8kv
- ✔ 61000-4-4 (EFT): 40A 5/50ns
- ✓ 61000-4-5 (Surge): 24A, 8/20µs Level 2(Line-Gnd) & Level 3(Line-Line)


FEATURES


- ✓ 500 Watts Peak Pulse Power Dissipation(t = 8/20µs)
- ✓ Bidirectional Configuration
- ✔ Available in 4 Voltage Types: 3.3V to 15V
- ✔ Protects Up to Six (6) Lines
- ✓ ESD Protection > 40 kilovolts
- ✓ LOW CAPACITANCE -8pF

MECHANICAL CHARACTERISTICS

- ✔ Molded JEDEC SO-8
- ✓ Weight 15 milligrams (Approximate)
- ✓ Flammability Rating UL 94V-0
- ✔ 12mm Tape and Reel Per EIA Standard 481-1-A
- ✔ Device Marking Code & Logo
- ✓ Pin 1 Indicated By Dot on Package

CIRCUIT DIAGRAM






DEVICE CHARACTERISTICS

MAXIMUM RATINGS @ 25°C Unless Otherwise Specified						
PARAMETER	SYMBOL VALUE		UNITS			
Operating Temperature	TJ	-55°C to 150°C	°C			
Storage Temperature	T _{STG}	-55°C to 150°C	C°			


ELECTRICAL CHARACTERISTICS PER LINE @ 25°C Unless Otherwise Specified									
PART NUMBER (See Note 1)	DEVICE MARKING	RATED STAND-OFF VOLTAGE	MINIMUM BREAKDOWN VOLTAGE	MAXIMUM CLAMPING VOLTAGE (See Fig. 2)	MAXIMUM CLAMPING VOLTAGE (See Fig. 2)	MAXIMUM LEAKAGE CURRENT	TYPICAL CAPACITANCE (See Note 2)		
		V _{WM} VOLTS	@ 1mA V _(BR) VOLTS	@ I _P = 1A V _C VOLTS	@ 8/20µs V _C @ I _{PP}	@V _{wм} Ι _D μΑ	0V @ 1 MHz C pF		
PLCDA03C-6 PLCDA05C-6 PLCDA08C-6 PLCDA15C-6	PRS PRT PRW PRU	3.3 5.0 8.0 15.0	4.5 6.0 8.5 16.7	7.0 9.8 13.4 22.0	10.9V @ 43.0A 13.5V @ 42.0A 16.9V @ 34.0A 30.0V @ 17.0A	125 20 10 2	8 8 8 8		

Note 1: Spice model and parameters for this series are available on the ProTek Devices web site: <u>www.protekdevices.com</u>. **Note 2:** Capacitance between I/O pins and ground (pins 4 & 5) is typically 8pF. Capacitance between I/O pins is typically 4 pF.



PLCDA03C-6 thru PLCDA15C-6

GRAPHS



APPLICATION NOTE

The PLCDAxxC-6 Series are low capacitance, bidirectional TVS arrays that are designed to protect I/O or high speed data lines from the damaging effects of ESD or EFT. This product series has a surge capability of 500 Watts P_{pp} per line for an 8/20µs waveshape and offers ESD protection > 40kv.

BIDIRECTIONAL COMMON MODE CONFIGURATION (Figure 1)

Ideal for use multimode transceiver I/O lines, the PLCDAxxC-6 Series provides up to six (6) lines of protection in a common mode configuration as depicted in Figure 1.

Circuit connectivity is as follows:

- ✓ Line 1 is connected to Pin 1.
- ✓ Line 2 is connected to Pin 2.
- ✓ Line 3 is connected to Pin 3.
- ✓ Line 4 is connected to Pin 8.
- ✓ Line 5 is connected to Pin 7.
- ✓ Line 6 is connected to Pin 6.
- ✓ Pins 4 and 5 are connected to Ground.

BIDIRECTIONAL COMMON MODE CONFIGURATION (Figure 2)

The PLCDAxxC-6 Series also provides video line applications six (6) lines of protection in a common mode configuration as depicted in Figure 2.

Circuit connectivity is as follows:

- ✓ Line 1 (Red) is connected to Pin 1.
- ✓ Line 2 (Green) is connected to Pin 2.
- ✓ Line 3 (Blue) is connected to Pin 3.
- Line 4 (VSYNC) is connected to Pin 6.
- ✓ Line 5 (HSYNC) is connected to Pin 7.
- ✓ Pins 4 and 5 are connected to Ground.

CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Circuit board layout is critical for Electromagnetic Compatibility (EMC) protection. The following guidelines are recommended:

- ✓ The protection device should be placed near the input terminals or connectors, the device will divert the transient current immediately before it can be coupled into the nearby traces.
- ✓ The path length between the TVS device and the protected line should be minimized.
- All conductive loops including power and ground loops should be minimized.
- ✓ The transient current return path to ground should be kept as short as possible to reduce parasitic inductance.
- ✔ Ground planes should be used whenever possible. For multilayer PCBs, use ground vias.






Figure 1: Typical Transceiver Protection Circuit





PLCDA03C-6 thru PLCDA15C-6

PACKAGE OUTLINE & DIMENSIONS



SPECIFICATIONS: ProTek reserves the right to change the electrical and or mechanical characteristics described herein without notice (except JEDEC).

DESIGN CHANGES: ProTek reserves the right to discontinue product lines without notice, and that the final judgement concerning selection and specifications is the buyer's and that in furnishing engineering and technical assistance, ProTek assumes no responsibility with respect to the selection or specifications of such products.